

# Compal Confidential

## VIWZ1/VIWZ2 DIS M/B Schematics Document Intel Ivy Bridge Processor with DDRIII + Panther Point PCH

nVIDIA N13P

2012-11-10

LA-9061P


REV: 2.A

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title	SCHEMATICS,MB A9061	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev	Document Number	Rev
				Custom	4019K3	C
				Date:	Monday, December 17, 2012	Sheet 1 of 63



**VIWZ1**  
 LS9061P PWR/B  
 LS9062P USB/B

**VIWZ2**  
 LS9061P PWR/B  
 LS9062P USB/B  
 LS9063P ODD/B  
 LS9064P LED/B



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title	SHEMATICS,MB A9061
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Rev	C	Document Number	4019K3	Date	Monday, December 17, 2012
Sheet	2	of	63		

### Voltage Rails

State	power plane	+5VALW	+3VALW	+1.5V	+5VS +3VS +1.5VS +V1.05S_VCCP +VCC_CORE +VGA_CORE +VCC_GFXCORE_AXG +1.8VS +0.75VS +1.05VS
		+B			
S0		O	O	O	O
S3		O	O	O	X
S5 S4/AC		O	O	X	X
S5 S4/ Battery only		O	X	X	X
S5 S4/AC & Battery don't exist		X	X	X	X

### EC SM Bus1 address

Device	Address	Device	Address
Smart Battery	0001 011X b	Thermal Sensor EMC1403	1001_101xb
USB Charger	1010 111X b		

### PCH SM Bus address

Device	Address
DDR DIMM0	1001 000Xb
DDR DIMM2	1001 010Xb

### NV-GPU SM Bus address

Device	Address
Internal thermal sensor	1001 111Xb (0x9E)

STATE	SIGNAL	SLP_S1#	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock
Full ON		HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
S1(Power On Suspend)		LOW	HIGH	HIGH	HIGH	ON	ON	ON	LOW
S3 (Suspend to RAM)		LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)		LOW	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)		LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF

### BOARD ID Table

Board ID	PCB Revision
0	1.0
1	0.3
2	0.2
3	0.1
4	
5	
6	
7	

### Board ID / SKU ID Table for AD channel

Vcc	3.3V +/- 5%					
Ra/Rc/Re	100K +/- 5%					
Board ID	Rb / Rd / Rf	VAD_BID min	VAD_BID typ	VAD_BID max	Project	Phase
0	0	0 V	0 V	0 V	Z-series	MP
1	8.2K +/- 5%	0.216 V	0.250 V	0.289 V	Z-series	PVT
2	18K +/- 5%	0.436 V	0.503 V	0.538 V	Z-series	DVT
3	33K +/- 5%	0.712 V	0.819 V	0.875 V	Z-series	EVT
4	56K +/- 5%	1.036 V	1.185 V	1.264 V	Reserved	EVT
5	100K +/- 5%	1.453 V	1.650 V	1.759 V	Reserved	DVT
6	200K +/- 5%	1.935 V	2.200 V	2.341 V	Reserved	PVT
7	NC	2.500 V	3.300 V	3.300 V	Reserved	MP

### USB Port Table

	USB 2.0	Port	3 External USB Port
EHCI1	UHCI0	0	USB Port (Left Side) USB3.0
		1	Touch Screen
		2	Blue Tooth
EHCI1	UHCI1	3	Camera
		4	
		5	
EHCI1	UHCI2	6	
		7	
		8	USB Port (Right Side USB-BD)
EHCI2	UHCI3	9	USB Port (Right Side USB-BD)
		10	Mini Card(WLAN)
		11	Card Reader
		12	
		13	

### BOM Structure Table

BTO Item	BOM Structure
GPU:N13P-GS&GL	N13P@
OPTIMUS part	OPT@
integrate Graphic part	UMA@
GPU:N13P-GS&GSR	GS@
GPU:N13P-GL&GLR	GL@
GPU:N13P-GS Strap	GS1@
GPU:N13P-GL Strap	GL1@
GPU:N13P-GSR Strap	GSR@
GPU:N13P-GLR Strap	GLR@
OPTIMUS no support GCLK	OPTNOGCLK@
OPTIMUS support GCLK	OPTGCLK@
Support Green CLK	GCLK@
not Support Green CLK	NOGCLK@
Support Green CLK 244	GCLK244@
Support Green CLK 304	GCLK304@
Cardreader	CR@
Support HP Woofer	woofer@
Gastube	Gastube@
EC RESET function	RESET@
HDMI	HDMI@
BlueTooth	BT@
Connector	ME@
45 LEVEL	45@
10/100 LAN	8105@
GIGA LAN	GIGA@
Deep Sleep S3	DS3@
Not Support Deep Sleep S3	NODS3@
ISCT	AOAC@
ISCT not support	NOAOAC@
Camera	CMOS@
For Z490 (14")	14@
For Z590 (15")	15@
Unpop	@
USB Charger	CHG@
not USBCharger	NOCHG@
Keyboard Back Light	KBL@
Touch Screen	TS@
HM76 by PCH	HM76@
HM70 by PCH	HM70@
Cardreader RTS5178	RTS5178@
Cardreader RTS5170	RTS5170@
for 14" Touch Screen	TS_14@
for 15" Touch Screen	TS_15@

### GPU BOM Structure Table

BOM Structure	N13P-GS	N13P-GL	N13P-GSR	N13P-GLR
OPT@	v	v	v	v
OPTNOGCLK@	v	v	v	v
N13P@	v	v	v	v
GS@	v			
GL@		v		v
GS1@	v			
GL1@		v		
GSR@			v	
GLR@				v

### SMBUS Control Table

	SOURCE	VGA	BATT	KB9012	SODIMM	WLAN WWAN	Thermal Sensor	PCH	TP
SMB_EC_CK1									
SMB_EC_DA1	KB9012 +3VALW	X	+3VALW	X	X	X	X	X	X
SMB_EC_CK2									
SMB_EC_DA2	KB9012 +3VALW	X	X	X	X	X	X	+3VS	X
SMBCLK	PCH +3VALW	X	X	X	+3VS	+3VS	X	X	+3VS
SML0CLK	PCH +3VALW	X	X	X	X	X	X	X	X
SML0DATA									
SML1CLK	PCH +3VALW	X	X	X	X	X	X	X	X
SML1DATA									

Hot plug detect for IFP link C


### VGA and GDDR3 Voltage Rails (N13x GPIO)

GPIO	I/O	ACTIVE	Function Description
GPIO0	OUT	-	GPU VID4
GPIO1	OUT	-	GPU VID3
GPIO2	OUT	H	Panel Back-Light brightness(PWM capable)
GPIO3	OUT	H	Panel Power Enable
GPIO4	OUT	H	Panel Back-Light On/Off (PWM)
GPIO5	OUT	-	GPU VID1
GPIO6	OUT	-	GPU VID2
GPIO7	OUT	N/A	
GPIO8	I/O	-	Thermal Catastrophic Over Temperature
GPIO9	OUT	-	Thermal Alert
GPIO10	OUT	-	Memory VREF Control
GPIO11	OUT	-	GPU VID0
GPIO12	IN		AC Power Detect Input (10K pull low)
GPIO13	OUT	-	GPU VID5
GPIO14	OUT	N/A	
GPIO15	IN		Hot plug detect for IFP link C
GPIO16	OUT	N/A	
GPIO17	IN	N/A	
GPIO18	IN		Hot Plug Detect for IFPE
GPIO19	IN	N/A	


### Performance Mode P0 TDP at Tj = 102 C\* (GDDR3)

Products	GPU (4)	Mem (1,5)	NVCLK /MCLK (MHz)	NVVDD (V)			FBVDD (1.35V) (W)		FBVDDQ (GPU+Mem) (1.35V) (W)		PCI Express (1.05V) (6) (mA)		I/O and PLLVDD (1.8V) (mA)		I/O and PLLVDD (1.05V) (mA)		Other (3.3V) (mA)	
	(W)	(W)	(MHz)	(V)	(A)	(W)	(A)	(W)	(A)	(W)	(mA)	(W)	(mA)	(W)	(mA)	(W)	(mA)	(W)
N13P-GL 64bit 1GB GDDR3	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD	TBD

Physical Strapping pin	Power Rail	Logical Strapping Bit3	Logical Strapping Bit2	Logical Strapping Bit1	Logical Strapping Bit0
ROM_SCLK	+3VS_VGA	PCI_DEVID[4]	SUB_VENDOR	SLOT_CLK_CFG/PCI_DEVID[5]	PEX_PLL_EN_TERM
ROM_SI	+3VS_VGA	RAM_CFG[3]	RAM_CFG[2]	RAM_CFG[1]	RAM_CFG[0]
ROM_SO	+3VS_VGA	FB[1]	FB[0]	SMB_ALT_ADDR	VGA_DEVICE
STRAP0	+3VS_VGA	USER[3]	USER[2]	USER[1]	USER[0]
STRAP1	+3VS_VGA	3GIO_PAD_CFG_ADR[3]	3GIO_PAD_CFG_ADR[2]	3GIO_PAD_CFG_ADR[1]	3GIO_PAD_CFG_ADR[0]
STRAP2	+3VS_VGA	PCI_DEVID[3]	PCI_DEVID[2]	PCI_DEVID[1]	PCI_DEVID[0]
STRAP3	+3VS_VGA	SOR3_EXPOSED	SOR2_EXPOSED	SOR1_EXPOSED	SOR0_EXPOSED
STRAP4	+3VS_VGA	RESERVED	PCIE_SPEED_CHANGE_GEN3	PCIE_MAX_SPEED	DP_PLL_VDD33V





- all power rail ramp up time should be larger than 40us
- Optimus system VDD33 avoids drop down earlier than NVDD and FBVDDQ



- all GPU power rails should be turned off within 10ms

Security Classification	Compal Secret Data			Compal Electronics, Inc.			
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	4019K3		Rev
				Date:	Monday, December 17, 2012	Sheet	4 of 63




PEG\_ICOMPI and RCOMPO signals should be shorted and routed with - max length = 500 mils - typical impedance = 43 mohms  
 PEG\_ICOMPO signals should be routed with - max length = 500 mils - typical impedance = 14.5 mohms


**PEG Static Lane Reversal - CFG2 is for the 16x**

CFG2	1: Normal Operation; Lane # definition matches socket pin map definition
*	0: Lane Reversed

eDP\_COMP and ICOMPO signals should be shorted near balls and routed with typical impedance <25 mohms





Security Classification		Compal Secret Data		Title	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	SCHEMATICS,MB A9061	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Custom	C
				Date:	Monday, December 17, 2012
				Sheet	5 of 63





Security Classification	Compal Secret Data	
Issued Date	2011/06/15	Deciphered Date
		2012/07/11
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		

<b>Compal Electronics, Inc.</b>	
<b>SCHEMATICS, MB A9061</b>	
Document Number	Rev
4019K3	C
Date: Monday, December 17, 2012	Sheet 6 of 63



Security Classification		Compal Secret Data		Title	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	SCHEMATICS, MB A9061	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				4019K3	C
Date:				Monday, December 17, 2012	Sheet 7 of 63


# CFG Straps for Processor



PEG Static Lane Reversal - CFG2 is for the 16x	
CFG2	1: Normal Operation; Lane # definition matches socket pin map definition * 0: Lane Reversed



Display Port Presence Strap	
CFG4	* 1: Disabled; No Physical Display Port attached to Embedded Display Port 0: Enabled; An external Display Port device is connected to the Embedded Display Port



PCIe Port Bifurcation Straps	
CFG[6:5]	* 11: (Default) x16 - Device 1 functions 1 and 2 disabled 10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled 01: Reserved - (Device 1 function 1 disabled ; function 2 enabled) 00: x8,x4,x4 - Device 1 functions 1 and 2 enabled



PEG DEFER TRAINING	
CFG7	1: (Default) PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training



# POWER

JCPU1F

+VCC\_CORE

QC=94A  
DC=53A

+V1.05S\_VCCP

8.5A

PEG AND DDR

CORE SUPPLY


SVID

SENSE LINES


- AG35 VCC1
- AG34 VCC2
- AG33 VCC3
- AG32 VCC4
- AG31 VCC5
- AG30 VCC6
- AG29 VCC7
- AG28 VCC8
- AG27 VCC9
- AG26 VCC10
- AF35 VCC11
- AF34 VCC12
- AF33 VCC13
- AF32 VCC14
- AF31 VCC15
- AF30 VCC16
- AF29 VCC17
- AF28 VCC18
- AF27 VCC19
- AF26 VCC20
- AD35 VCC21
- AD34 VCC22
- AD33 VCC23
- AD32 VCC24
- AD31 VCC25
- AD30 VCC26
- AD29 VCC27
- AD28 VCC28
- AD27 VCC29
- AD26 VCC30
- AC35 VCC31
- AC34 VCC32
- AC33 VCC33
- AC32 VCC34
- AC31 VCC35
- AC30 VCC36
- AC29 VCC37
- AC28 VCC38
- AC27 VCC39
- AC26 VCC40
- AA35 VCC41
- AA34 VCC42
- AA33 VCC43
- AA32 VCC44
- AA31 VCC45
- AA30 VCC46
- AA29 VCC47
- AA28 VCC48
- AA27 VCC49
- AA26 VCC50
- Y35 VCC51
- Y34 VCC52
- Y33 VCC53
- Y32 VCC54
- Y31 VCC55
- Y30 VCC56
- Y29 VCC57
- Y28 VCC58
- Y27 VCC59
- Y26 VCC60
- V35 VCC61
- V34 VCC62
- V33 VCC63
- V32 VCC64
- V31 VCC65
- V30 VCC66
- V29 VCC67
- V28 VCC68
- V27 VCC69
- V26 VCC70
- U35 VCC71
- U34 VCC72
- U33 VCC73
- U32 VCC74
- U31 VCC75
- U30 VCC76
- U29 VCC77
- U28 VCC78
- U27 VCC79
- U26 VCC80
- R35 VCC81
- R34 VCC82
- R33 VCC83
- R32 VCC84
- R31 VCC85
- R30 VCC86
- R29 VCC87
- R28 VCC88
- R27 VCC89
- R26 VCC90
- P35 VCC91
- P34 VCC92
- P33 VCC93
- P32 VCC94
- P31 VCC95
- P30 VCC96
- P29 VCC97
- P28 VCC98
- P27 VCC99
- P26 VCC100

- VCCI01 AH13
- VCCI02 AH10
- VCCI03 AG10
- VCCI04 AC10
- VCCI05 Y10
- VCCI06 P10
- VCCI07 L10
- VCCI08 L10
- VCCI09 J14
- VCCI10 J13
- VCCI11 J12
- VCCI12 J11
- VCCI13 H14
- VCCI14 H12
- VCCI15 H11
- VCCI16 G14
- VCCI17 G13
- VCCI18 G12
- VCCI19 F14
- VCCI20 F13
- VCCI21 F12
- VCCI22 F11
- VCCI23 E14
- VCCI24 E12
- VCCI25 E11
- VCCI26 D14
- VCCI27 D13
- VCCI28 D12
- VCCI29 D11
- VCCI30 C14
- VCCI31 C13
- VCCI32 C12
- VCCI33 C11
- VCCI34 B12
- VCCI35 A14
- VCCI36 A13
- VCCI37 A12
- VCCI38 A11
- VCCI39 J23

TYCO\_2013620-2\_IVY BRIDGE



Security Classification		Compal Secret Data		Title	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	SCHEMATICS, MB A9061	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				4019K3	C
Date: Monday, December 17, 2012				Sheet	9 of 63



**POWER**


**GRAPHICS**

**SA RAIL**

**MISC**

AT24	VAGx1	AK35	VDDQ1	AF7	VCCSA1	H23	VCCSA_SENSE
AT23	VAGx2	AK34	VDDQ2	AF1	VCCSA2	C22	VCCSA_VID0
AT22	VAGx3		VDDQ3	AC7	VCCSA3	C24	VCCSA_VID1
AT20	VAGx4		VDDQ4	AC4	VCCSA4		
AT18	VAGx5		VDDQ5	AC1	VCCSA5		
AT17	VAGx6		VDDQ6	Y7	VCCSA6		
AR24	VAGx7		VDDQ7	Y4	VCCSA7		
AR23	VAGx8		VDDQ8	Y1	VCCSA8		
AR20	VAGx9		VDDQ9				
AR18	VAGx10		VDDQ10	U4			
AR17	VAGx11		VDDQ11	U7			
AP24	VAGx12		VDDQ12	P7			
AP23	VAGx13		VDDQ13	P4			
AP20	VAGx14		VDDQ14	P1			
AP18	VAGx15		VDDQ15				
AN24	VAGx16						
AN23	VAGx17						
AN20	VAGx18						
AN18	VAGx19						
AN17	VAGx20						
AM24	VAGx21						
AM23	VAGx22						
AM20	VAGx23						
AM18	VAGx24						
AM17	VAGx25						
AL24	VAGx26						
AL23	VAGx27						
AL20	VAGx28						
AL18	VAGx29						
AL17	VAGx30						
AK24	VAGx31						
AK23	VAGx32						
AK20	VAGx33						
AK18	VAGx34						
AK17	VAGx35						
AJ24	VAGx36						
AJ23	VAGx37						
AJ20	VAGx38						
AJ18	VAGx39						
AJ17	VAGx40						
AH24	VAGx41						
AH23	VAGx42						
AH20	VAGx43						
AH18	VAGx44						
AH17	VAGx45						
AH16	VAGx46						
AH15	VAGx47						
AH14	VAGx48						
AH13	VAGx49						
AH12	VAGx50						
AH11	VAGx51						
AH10	VAGx52						
AH9	VAGx53						
AH8	VAGx54						


Security Classification	Compal Secret Data		Title
Issued Date	2011/06/15	Deciphered Date	2012/07/11
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			<b>SCHEMATICS, MB A9061</b> Document Number <b>4019K3</b> Date: Monday, December 17, 2012 10 of 83




TYCO\_2013620-2\_IVY BRIDGE

TYCO\_2013620-2\_IVY BRIDGE


Security Classification		Compal Secret Data		Title	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number
				4019K3	Rev C
Date: Monday, December 17, 2012				Sheet	11 of 63



Security Classification	Compal Secret Data		Title	<b>Compal Electronics, Inc.</b>	
Issued Date	2011/06/15	Deciphered Date		2012/07/11	<b>SCHMATIC, MB A9061</b>
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Rev	C	
			Docu	Document Number	
			Date: Monday, December 17, 2012		Sheet 12 of 63
			<b>4019K3</b>		




For Arranale only +VREF\_DQ\_DIMMB supply from an external 1.5V voltage divide circuit.



Layout Note: Place near DIMM

$$(10\mu F_{0603\_6.3V}) * 8$$

$$(0.1\mu F_{402\_10V}) * 4$$




Layout Note: Place near DIMM

VDDQ(1.5V) =  
 $3 * 330\mu f / 12m\ ohm$  (TOTAL FOR 2 SO-DIMMs)  
 $6 * 0603\ 10\mu f$  (PER CONNECTOR)


















VTT(0.75V) =  
 $3 * 0805\ 10\mu f$     $4 * 0402\ 1\mu f$

VDDSPD (3.3V) =  
 $1 * 0402\ 0.1\mu f$     $1 * 0402\ 2.2\mu f$   
 $1 * 0402\ 0.1\mu f$     $1 * 0402\ 2.2\mu f$




Layout Note: Place near DIMM



Security Classification	Compal Secret Data		Title	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SCHEMATICS_MB A9061 4019K3 Rev C
Date: Monday, December 17, 2012				Sheet 13 of 63



Security Classification				Compal Secret Data			
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RIVER FOREST DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				<b>Compal Electronics, Inc.</b> <b>SCEMATIC, MB A9061</b> Document Number <b>4019K3</b> Date: Monday, December 17, 2012			
				Rev C			
				Sheet 14 of 63			




Security Classification	Compal Secret Data		Title	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number <b>4019K3</b>
Date:	Monday, December 17, 2012	Sheet	15	of 63




Security Classification	Compal Secret Data	
Issued Date	2011/06/15	Deciphered Date
		2012/07/11
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		

<b>Compal Electronics, Inc.</b>	
<b>SCHEMATICS, MB A9061</b>	
Document Number	4019K3
Date	Monday, December 17, 2012
Sheet	16 of 63





Security Classification	Compal Secret Data			Title
Issued Date	2011/06/15	Deciphered Date	2012/07/11	SCHEMATICS, MB A9061
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev C
Date:	Monday, December 17, 2012	Sheet	17 of 63	












PPT EDS DOC#474146

HM70 not support USB3 port 3,4

Boot BIOS Strap bit1 BBS1

Bit11	Bit10	Boot BIOS Destination
0	1	Reserved
1	0	Reserved
1	1	* SPI (Default)
0	0	LPC




USB DEBUG=PORT1 AND PORT9

LEFT USB (USB 3.0)  
Touch Screen  
Bluetooth  
USB Camera

HM70 not support USB port 4,5,6,7,12,13

(CR-B/D USB)  
(CR-B/D USB)  
WLAN  
CARD READER


USB\_OC0# Share with USB\_OC4# due to same power switch



Security Classification		Compal Secret Data		Title	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	SCHEMATICS, MB A9061	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	4019K3
Date:	Monday, December 17, 2012	Sheet	18	of	63



PCH_GPIO69	Function
0	HM76 by PCH
1	HM70 by PCH

PCH_GPIO70	Function
0	14/15"
1	17"




**GPIO28**  
On-Die PLL Voltage Regulator  
This signal has a weak internal pull up  
\* H : On-Die voltage regulator enable  
L : On-Die PLL Voltage Regulator disable



\* **Deep S4,S5 wake event signal**  
**RTC alarm,Power BTN,GPIO27**  
**PCH\_GPIO27 (Have internal Pull-High)**  
**Deep S4,S5 wake event signal**  
**For DS3**



BIOS Request SKU ID




PCH_GPIO38	PCH_GPIO67	Function
0	0	Optimus
1	1	UMA




DMI Termination Voltage	
NV_CLE	Set to Vcc when HIGH
NV_CLE	Set to Vss when LOW

Security Classification	Compal Secret Data	
Issued Date	2011/06/15	Deciphered Date
		2012/07/11
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		

Compal Electronics, Inc.		
Title	SCHEMATICS, MB A9061	
Size	Document Number	Rev
Custom	4019K3	C
Date:	Monday, December 17, 2012	Sheet 19 of 63



PCH Power Rail Table Refer to CPU EDS R1.5		
Voltage Rail	Voltage	S0 Iccmax Current (A)
V_PROC_IO	1.05	0.001
V5REF	5	0.001
V5REF_Sus	5	0.001
Vcc3_3	3.3	0.228
VccADAC	3.3	0.001
VccADPLLA	1.05	0.075
VccADPLLB	1.05	0.075
VccCore	1.05	1.3
VccDMI	1.05	0.042
VccIO	1.05	3.709
VccASW	1.05	0.903
VccSPI	3.3	0.01
VccDSW	3.3	0.001
VccDFTERM	1.8	0.002
VccRTC	3.3	6 uA
VccSusHDA	3.3 / 1.5	0.01
VccVRM	1.8 / 1.5	0.167
VccCLKDMI	1.05	0.075
VccSSC	1.05	0.095
VccDIFFCLKN	1.05	0.055
VccALVDS	3.3	0.001
VccTX_LVDS	1.8	0.04



H5		U4H	
AA17	VSS[1]	VSS[80]	AK38
AA2	VSS[2]	VSS[81]	AK4
AA3	VSS[3]	VSS[82]	AK42
AA33	VSS[4]	VSS[83]	AK46
AA34	VSS[5]	VSS[84]	AK8
AB11	VSS[6]	VSS[85]	AL16
AB14	VSS[7]	VSS[86]	AL17
AB39	VSS[8]	VSS[87]	AL2
AB4	VSS[9]	VSS[88]	AL21
AB43	VSS[10]	VSS[89]	AL23
AB5	VSS[11]	VSS[90]	AL26
AB7	VSS[12]	VSS[91]	AL27
AC19	VSS[13]	VSS[92]	AL31
AC2	VSS[14]	VSS[93]	AL33
AC21	VSS[15]	VSS[94]	AL34
AC24	VSS[16]	VSS[95]	AL6
AC33	VSS[17]	VSS[96]	AM11
AC34	VSS[18]	VSS[97]	AM14
AC48	VSS[19]	VSS[98]	AM36
AD10	VSS[20]	VSS[99]	AM39
AD11	VSS[21]	VSS[100]	AM43
AD12	VSS[22]	VSS[101]	AM45
AD13	VSS[23]	VSS[102]	AM46
AD19	VSS[24]	VSS[103]	AM7
AD24	VSS[25]	VSS[104]	AN2
AD26	VSS[26]	VSS[105]	AN29
AD27	VSS[27]	VSS[106]	AN3
AD33	VSS[28]	VSS[107]	AN31
AD34	VSS[29]	VSS[108]	AN3
AD36	VSS[30]	VSS[109]	AP12
AD37	VSS[31]	VSS[110]	AP19
AD38	VSS[32]	VSS[111]	AP28
AD39	VSS[33]	VSS[112]	AP30
AD4	VSS[34]	VSS[113]	AP32
AD40	VSS[35]	VSS[114]	AP38
AD42	VSS[36]	VSS[115]	AP4
AD43	VSS[37]	VSS[116]	AP42
AD45	VSS[38]	VSS[117]	AP8
AD46	VSS[39]	VSS[118]	AR2
AD8	VSS[40]	VSS[119]	AR48
AE2	VSS[41]	VSS[120]	AT11
AE3	VSS[42]	VSS[121]	AT13
AF10	VSS[43]	VSS[122]	AT18
AF12	VSS[44]	VSS[123]	AT22
AD14	VSS[45]	VSS[124]	AT26
AD16	VSS[46]	VSS[125]	AT28
AF16	VSS[47]	VSS[126]	AT30
AF19	VSS[48]	VSS[127]	AT32
AF24	VSS[49]	VSS[128]	AT34
AF26	VSS[50]	VSS[129]	AT39
AF27	VSS[51]	VSS[130]	AT42
AF29	VSS[52]	VSS[131]	AT46
AF31	VSS[53]	VSS[132]	AT7
AF38	VSS[54]	VSS[133]	AU24
AF4	VSS[55]	VSS[134]	AU30
AF42	VSS[56]	VSS[135]	AV16
AF46	VSS[57]	VSS[136]	AV20
AF5	VSS[58]	VSS[137]	AV24
AF7	VSS[59]	VSS[138]	AV30
AF8	VSS[60]	VSS[139]	AV38
AG19	VSS[61]	VSS[140]	AV4
AG2	VSS[62]	VSS[141]	AV8
AG31	VSS[63]	VSS[142]	AW14
AG48	VSS[64]	VSS[143]	AW18
AH11	VSS[65]	VSS[144]	AW2
AH3	VSS[66]	VSS[145]	AW26
AH36	VSS[67]	VSS[146]	AW28
AH39	VSS[68]	VSS[147]	AW32
AH40	VSS[69]	VSS[148]	AW34
AH42	VSS[70]	VSS[149]	AW36
AH46	VSS[71]	VSS[150]	AW48
AH7	VSS[72]	VSS[151]	AY11
AJ19	VSS[73]	VSS[152]	AY12
AJ21	VSS[74]	VSS[153]	AY22
AJ24	VSS[75]	VSS[154]	AY28
AJ33	VSS[76]	VSS[155]	
AJ34	VSS[77]	VSS[156]	
AK12	VSS[78]	VSS[157]	
AK3	VSS[79]	VSS[158]	

PANTHER-POINT\_FCBGA989

U4I		H46	
AY4	VSS[159]	VSS[269]	H46
AY42	VSS[160]	VSS[260]	K18
AY46	VSS[161]	VSS[261]	K26
AY8	VSS[162]	VSS[262]	K39
B11	VSS[163]	VSS[263]	K46
B15	VSS[164]	VSS[264]	K7
B19	VSS[165]	VSS[265]	L18
B23	VSS[166]	VSS[266]	L2
B27	VSS[167]	VSS[267]	L20
B31	VSS[168]	VSS[268]	L26
B35	VSS[169]	VSS[269]	L28
B39	VSS[170]	VSS[270]	L36
B7	VSS[171]	VSS[271]	L48
F45	VSS[172]	VSS[272]	M12
BB12	VSS[173]	VSS[273]	P16
BB16	VSS[174]	VSS[274]	M18
BB20	VSS[175]	VSS[275]	M22
BB22	VSS[176]	VSS[276]	M24
BB24	VSS[177]	VSS[277]	M30
BB28	VSS[178]	VSS[278]	M32
BB30	VSS[179]	VSS[279]	M34
BB38	VSS[180]	VSS[280]	M38
BB4	VSS[181]	VSS[281]	M4
BB46	VSS[182]	VSS[282]	M42
BC14	VSS[183]	VSS[283]	M46
BC18	VSS[184]	VSS[284]	M8
BC2	VSS[185]	VSS[285]	N18
BC22	VSS[186]	VSS[286]	P30
BC26	VSS[187]	VSS[287]	N47
BC32	VSS[188]	VSS[288]	P11
BC34	VSS[189]	VSS[289]	P18
BC36	VSS[190]	VSS[290]	T33
AM7	VSS[191]	VSS[291]	P40
BC42	VSS[192]	VSS[292]	P43
BC48	VSS[193]	VSS[293]	P47
BD46	VSS[194]	VSS[294]	P7
BD5	VSS[195]	VSS[295]	R2
BE2	VSS[196]	VSS[296]	R48
BE26	VSS[197]	VSS[297]	T12
BE40	VSS[198]	VSS[298]	T31
BE10	VSS[199]	VSS[299]	T37
BF12	VSS[200]	VSS[300]	T4
BF16	VSS[201]	VSS[301]	W34
BF20	VSS[202]	VSS[302]	T46
BF22	VSS[203]	VSS[303]	T47
BF24	VSS[204]	VSS[304]	TR
BF26	VSS[205]	VSS[305]	V11
BF28	VSS[206]	VSS[306]	V17
BD3	VSS[207]	VSS[307]	V26
BF30	VSS[208]	VSS[308]	V27
BF38	VSS[209]	VSS[309]	V29
BF40	VSS[210]	VSS[310]	V31
BF8	VSS[211]	VSS[311]	V36
BG17	VSS[212]	VSS[312]	V39
BG21	VSS[213]	VSS[313]	V43
BG33	VSS[214]	VSS[314]	V7
BG44	VSS[215]	VSS[315]	W17
BG8	VSS[216]	VSS[316]	W19
BH11	VSS[217]	VSS[317]	W2
BH15	VSS[218]	VSS[318]	W27
BH17	VSS[219]	VSS[319]	W48
BH19	VSS[220]	VSS[320]	Y12
H10	VSS[221]	VSS[321]	Y38
BH27	VSS[222]	VSS[322]	Y4
BH31	VSS[223]	VSS[323]	Y42
BH33	VSS[224]	VSS[324]	Y6
BH35	VSS[225]	VSS[325]	Y8
BH39	VSS[226]	VSS[326]	BG29
BH43	VSS[227]	VSS[327]	N24
BH7	VSS[228]	VSS[328]	AJ3
D3	VSS[229]	VSS[329]	AD47
D12	VSS[230]	VSS[330]	B43
D16	VSS[231]	VSS[331]	BE10
D18	VSS[232]	VSS[332]	BG41
D22	VSS[233]	VSS[333]	G14
D24	VSS[234]	VSS[334]	H16
D26	VSS[235]	VSS[335]	T36
D30	VSS[236]	VSS[336]	BG22
D32	VSS[237]	VSS[337]	BG24
D34	VSS[238]	VSS[338]	C22
D38	VSS[239]	VSS[339]	AP13
D42	VSS[240]	VSS[340]	M14
D8	VSS[241]	VSS[341]	AP3
E18	VSS[242]	VSS[342]	AP4
E26	VSS[243]	VSS[343]	BE16
G18	VSS[244]	VSS[344]	BC16
G20	VSS[245]	VSS[345]	BG28
G26	VSS[246]	VSS[346]	J28
G28	VSS[247]	VSS[347]	
G36	VSS[248]	VSS[348]	
G48	VSS[249]	VSS[349]	
H12	VSS[250]	VSS[350]	
H18	VSS[251]	VSS[351]	
H22	VSS[252]	VSS[352]	
H24	VSS[253]		
H26	VSS[254]		
H30	VSS[255]		
H32	VSS[256]		
H34	VSS[257]		
F3	VSS[258]		

PANTHER-POINT\_FCBGA989



Security Classification	Compal Secret Data			Title	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	SCHEMATICS,MB A9061	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev	C
Date: Monday, December 17, 2012				Sheet	22 of 63

- [5] PCIE\_CTX\_GRX\_N0..15
- [5] PCIE\_CTX\_GRX\_P0..15
- [5] PCIE\_CRX\_GTX\_N0..15
- [5] PCIE\_CRX\_GTX\_P0..15

U55A @ Part 1 of 7





PCIE_CTX_GRX_P0	AN12	PEX_RX0
PCIE_CTX_GRX_P1	AN12	PEX_RX0.N
PCIE_CTX_GRX_N1	AN14	PEX_RX1.N
PCIE_CTX_GRX_P2	AN14	PEX_RX1
PCIE_CTX_GRX_N2	AP15	PEX_RX2.N
PCIE_CTX_GRX_P3	AN15	PEX_RX2
PCIE_CTX_GRX_N3	AN15	PEX_RX3.N
PCIE_CTX_GRX_P4	AN17	PEX_RX3
PCIE_CTX_GRX_N4	AN17	PEX_RX4.N
PCIE_CTX_GRX_P5	AP17	PEX_RX4
PCIE_CTX_GRX_N5	AN18	PEX_RX5.N
PCIE_CTX_GRX_P6	AN18	PEX_RX5
PCIE_CTX_GRX_N6	AM18	PEX_RX6.N
PCIE_CTX_GRX_P7	AN19	PEX_RX6
PCIE_CTX_GRX_N7	AM20	PEX_RX7.N
PCIE_CTX_GRX_P8	AN20	PEX_RX7
PCIE_CTX_GRX_N8	AM20	PEX_RX8.N
PCIE_CTX_GRX_P9	AN21	PEX_RX8
PCIE_CTX_GRX_N9	AM21	PEX_RX9.N
PCIE_CTX_GRX_P10	AN23	PEX_RX9
PCIE_CTX_GRX_N10	AM23	PEX_RX10.N
PCIE_CTX_GRX_P11	AP23	PEX_RX10
PCIE_CTX_GRX_N11	AP24	PEX_RX11.N
PCIE_CTX_GRX_P12	AN24	PEX_RX11
PCIE_CTX_GRX_N12	AM24	PEX_RX12.N
PCIE_CTX_GRX_P13	AN26	PEX_RX12
PCIE_CTX_GRX_N13	AM26	PEX_RX13.N
PCIE_CTX_GRX_P14	AP27	PEX_RX13
PCIE_CTX_GRX_N14	AP27	PEX_RX14.N
PCIE_CTX_GRX_P15	AN27	PEX_RX14
PCIE_CTX_GRX_N15	AM27	PEX_RX15.N

PCIE_CRX_GTX_P0	CV5	1	2	0.22u	0.402	6.3V	K	OPT@	PCIE_CRX_C_GTX_P0	AK14	PEX_TX0
PCIE_CRX_GTX_N0	CV7	1	2	0.22u	0.402	6.3V	K	OPT@	PCIE_CRX_C_GTX_N0	AH14	PEX_TX0.N
PCIE_CRX_GTX_P1	CV8	1	2	0.22u	0.402	6.3V	K	OPT@	PCIE_CRX_C_GTX_P1	AK14	PEX_TX1
PCIE_CRX_GTX_N1	CV9	1	2	0.22u	0.402	6.3V	K	OPT@	PCIE_CRX_C_GTX_N1	AH14	PEX_TX1.N
PCIE_CRX_GTX_P2	CV10	1	2	0.22u	0.402	6.3V	K	OPT@	PCIE_CRX_C_GTX_P2	AK16	PEX_TX2
PCIE_CRX_GTX_N2	CV11	1	2	0.22u	0.402	6.3V	K	OPT@	PCIE_CRX_C_GTX_N2	AK16	PEX_TX2.N
PCIE_CRX_GTX_P3	CV12	1	2	0.22u	0.402	6.3V	K	OPT@	PCIE_CRX_C_GTX_P3	AK16	PEX_TX3
PCIE_CRX_GTX_N3	CV13	1	2	0.22u	0.402	6.3V	K	OPT@	PCIE_CRX_C_GTX_N3	AK16	PEX_TX3.N
PCIE_CRX_GTX_P4	CV15	1	2	0.22u	0.402	6.3V	K	OPT@	PCIE_CRX_C_GTX_P4	AK17	PEX_TX4
PCIE_CRX_GTX_N4	CV17	1	2	0.22u	0.402	6.3V	K	OPT@	PCIE_CRX_C_GTX_N4	AJ17	PEX_TX4.N
PCIE_CRX_GTX_P5	CV19	1	2	0.22u	0.402	6.3V	K	OPT@	PCIE_CRX_C_GTX_P5	AK17	PEX_TX5
PCIE_CRX_GTX_N5	CV14	1	2	0.22u	0.402	6.3V	K	OPT@	PCIE_CRX_C_GTX_N5	AG17	PEX_TX5.N
PCIE_CRX_GTX_P6	CV16	1	2	0.22u	0.402	6.3V	K	OPT@	PCIE_CRX_C_GTX_P6	AK18	PEX_TX6
PCIE_CRX_GTX_N6	CV18	1	2	0.22u	0.402	6.3V	K	OPT@	PCIE_CRX_C_GTX_N6	AJ18	PEX_TX6.N
PCIE_CRX_GTX_P7	CV20	1	2	0.22u	0.402	6.3V	K	OPT@	PCIE_CRX_C_GTX_P7	AK19	PEX_TX7
PCIE_CRX_GTX_N7	CV22	1	2	0.22u	0.402	6.3V	K	OPT@	PCIE_CRX_C_GTX_N7	AK19	PEX_TX7.N
PCIE_CRX_GTX_P8	CV24	1	2	0.22u	0.402	6.3V	K	N13P@	PCIE_CRX_C_GTX_P8	AK19	PEX_TX8
PCIE_CRX_GTX_N8	CV26	1	2	0.22u	0.402	6.3V	K	N13P@	PCIE_CRX_C_GTX_N8	AJ20	PEX_TX8.N
PCIE_CRX_GTX_P9	CV21	1	2	0.22u	0.402	6.3V	K	N13P@	PCIE_CRX_C_GTX_P9	AK20	PEX_TX9
PCIE_CRX_GTX_N9	CV23	1	2	0.22u	0.402	6.3V	K	N13P@	PCIE_CRX_C_GTX_N9	AG20	PEX_TX9.N
PCIE_CRX_GTX_P10	CV25	1	2	0.22u	0.402	6.3V	K	N13P@	PCIE_CRX_C_GTX_P10	AK21	PEX_TX10
PCIE_CRX_GTX_N10	CV27	1	2	0.22u	0.402	6.3V	K	N13P@	PCIE_CRX_C_GTX_N10	AJ21	PEX_TX10.N
PCIE_CRX_GTX_P11	CV29	1	2	0.22u	0.402	6.3V	K	N13P@	PCIE_CRX_C_GTX_P11	AL22	PEX_TX11
PCIE_CRX_GTX_N11	CV31	1	2	0.22u	0.402	6.3V	K	N13P@	PCIE_CRX_C_GTX_N11	AL22	PEX_TX11.N
PCIE_CRX_GTX_P12	CV33	1	2	0.22u	0.402	6.3V	K	N13P@	PCIE_CRX_C_GTX_P12	AK23	PEX_TX12
PCIE_CRX_GTX_N12	CV35	1	2	0.22u	0.402	6.3V	K	N13P@	PCIE_CRX_C_GTX_N12	AJ23	PEX_TX12.N
PCIE_CRX_GTX_P13	CV30	1	2	0.22u	0.402	6.3V	K	N13P@	PCIE_CRX_C_GTX_P13	AK23	PEX_TX13
PCIE_CRX_GTX_N13	CV32	1	2	0.22u	0.402	6.3V	K	N13P@	PCIE_CRX_C_GTX_N13	AG23	PEX_TX13.N
PCIE_CRX_GTX_P14	CV38	1	2	0.22u	0.402	6.3V	K	N13P@	PCIE_CRX_C_GTX_P14	AK24	PEX_TX14
PCIE_CRX_GTX_N14	CV41	1	2	0.22u	0.402	6.3V	K	N13P@	PCIE_CRX_C_GTX_N14	AL24	PEX_TX14.N
PCIE_CRX_GTX_P15	CV34	1	2	0.22u	0.402	6.3V	K	N13P@	PCIE_CRX_C_GTX_P15	AL25	PEX_TX15
PCIE_CRX_GTX_N15	CV35	1	2	0.22u	0.402	6.3V	K	N13P@	PCIE_CRX_C_GTX_N15	AK25	PEX_TX15.N




if OVS is supported, staff the BOW option to pull high to 3.3vs system power, if not, staff the BOW option to pull high to 1v3v3;

GCB_EVENT#_R	RV1	1	1	0.1u	0.402	5%	K	OPT@			
VGA_EDID_CLK	RV49	1	1	0.1u	0.402	5%	K	OPT@			
VGA_EDID_DATA	RV3	1	2	2.2k	0.402	5%	K	OPT@			
VGA_CRT_DATA	RV4	1	1	0.1u	0.402	5%	K	OPT@			
VGA_CRT_CLK	RV10	1	1	0.1u	0.402	5%	K	OPT@			
ICB_SCL	RV11	1	1	0.1u	0.402	5%	K	OPT@			
ICB_SDA	RV12	1	1	0.1u	0.402	5%	K	OPT@			
OVERT#	RV13	1	1	0.1u	0.402	5%	K	OPT@			




Security Classification	Compal Secret Data		
Issued Date	2011/06/15	Deciphered Date	2012/07/11
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Document Number	4019K3
		Date	Monday, December 17, 2012
		Sheet	23 of 63

Compal Electronics, Inc.  
SCHEMATICS\_MB A9061




N13P-GL-A1 MP





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title	SCHEMATICS, MB A9061
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number				Rev
	4019K3				C
Date:	Monday, December 17, 2012	Sheet	24	of	63







rise 1.5v system source voltage to 1.55-1.57V

CALIBRATION PIN	DDR3
FB_CAL_x_PD_VDDQ	40.20ohm
FB_CAL_x_PU_GND	42.20ohm
FB_CAL_xTERM_GND	51.10ohm



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SCHEMATICS, MB A9061	
				Size	Document Number
Date: Monday, December 17, 2012				Sheet	26 of 63



**Mode D - Mirror Mode Mapping**


		DATA Bus	
	Address	0..31	32..63
FbX_CMD0	CS0#_L		
FbX_CMD1	ODT_L		
FbX_CMD2	CKE_L		
FbX_CMD4	A14	A14	
FbX_CMD5	RST	RST	
FbX_CMD6	A9	A9	
FbX_CMD7	A7	A7	
FbX_CMD8	A2	A2	
FbX_CMD9	A0	A0	
FbX_CMD10	A4	A4	
FbX_CMD11	A1	A1	
FbX_CMD12	BA0	BA0	
FbX_CMD13	WE#	WE#	
FbX_CMD14	A15	A15	
FbX_CMD15	CAS#	CAS#	
FbX_CMD16	CS0#_H		
FbX_CMD17			
FbX_CMD18	ODT_H		
FbX_CMD19	CKE_H		
FbX_CMD20	A13	A13	
FbX_CMD21	A8	A8	
FbX_CMD22	A6	A6	
FbX_CMD23	A11	A11	
FbX_CMD24	A5	A5	
FbX_CMD25	A3	A3	
FbX_CMD26	BA2	BA2	
FbX_CMD27	BA1	BA1	
FbX_CMD28	A12	A12	
FbX_CMD29	A10	A10	
FbX_CMD30	RAS#	RAS#	

[28,29] FBA\_DQM[7..0]  
 [28,29] FBA\_DQS[7..0]  
 [28,29] FBA\_DQS# [7..0]

30ohms (ESR=0.01) Bead  
 P/N: SM010007W00

[30,31] FBC\_DQM[7..0]  
 [30,31] FBC\_DQS[7..0]  
 [30,31] FBC\_DQS# [7..0]

# Memory Partition A - Lower 32 bits




CMD mapping mod Mode D

Address	DATA Bus	
	0..31	32..63
FBx_CMD0	CS0#_L	
FBx_CMD1		
FBx_CMD2	ODT_L	
FBx_CMD3	CKE_L	
FBx_CMD4	A14	A14
FBx_CMD5	RST	RST
FBx_CMD6	A9	A9
FBx_CMD7	A7	A7
FBx_CMD8	A2	A2
FBx_CMD9	A0	A0
FBx_CMD10	A4	A4
FBx_CMD11	A1	A1
FBx_CMD12	BA0	BA0
FBx_CMD13	WE#	WE#
FBx_CMD14	A15	A15
FBx_CMD15	CAS#	CAS#
FBx_CMD16		CS0#_H
FBx_CMD17		
FBx_CMD18		ODT_H
FBx_CMD19		CKE_H
FBx_CMD20	A13	A13
FBx_CMD21	A8	A8
FBx_CMD22	A6	A6
FBx_CMD23	A11	A11
FBx_CMD24	A5	A5
FBx_CMD25	A3	A3
FBx_CMD26	BA2	BA2
FBx_CMD27	BA1	BA1
FBx_CMD28	A12	A12
FBx_CMD29	A10	A10
FBx_CMD30	RAS#	RAS#

Security Classification		Compal Secret Data		Title	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	SCHEMATICS,MB A9061	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				4019K3	Rev C
				Date	Monday, December 17, 2012
				Sheet	28 of 63

# Memory Partition A - Upper 32 bits







CMD mapping mod Mode D

Address	DATA Bus	
FBx_CMD0	0..31	32..63
FBx_CMD1	CS0#_L	
FBx_CMD2	ODT_L	
FBx_CMD3	CKE_L	
FBx_CMD4	A14	A14
FBx_CMD5	RST	RST
FBx_CMD6	A9	A9
FBx_CMD7	A7	A7
FBx_CMD8	A2	A2
FBx_CMD9	A0	A0
FBx_CMD10	A4	A4
FBx_CMD11	A1	A1
FBx_CMD12	BA0	BA0
FBx_CMD13	WE#	WE#
FBx_CMD14	A15	A15
FBx_CMD15	CAS#	CAS#
FBx_CMD16		CS0#_H
FBx_CMD17		
FBx_CMD18		ODT_H
FBx_CMD19		CKE_H
FBx_CMD20	A13	A13
FBx_CMD21	A8	A8
FBx_CMD22	A6	A6
FBx_CMD23	A11	A11
FBx_CMD24	A5	A5
FBx_CMD25	A3	A3
FBx_CMD26	BA2	BA2
FBx_CMD27	BA1	BA1
FBx_CMD28	A12	A12
FBx_CMD29	A10	A10
FBx_CMD30	RAS#	RAS#



Security Classification		Compal Secret Data		Title	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SCHEMATICS, MB A9061	
				Size	Document Number
				4019K3	
Date: Monday, December 17, 2012				Sheet 29 of 63	

# Memory Partition C - Lower 32 bits



CMD mapping mod Mode D


Address	DATA Bus	
	0..31	32..63
FBx_CMD0	CS0#_L	
FBx_CMD1		
FBx_CMD2	ODT_L	
FBx_CMD3	CKE_L	
FBx_CMD4	A14	A14
FBx_CMD5	RST	RST
FBx_CMD6	A9	A9
FBx_CMD7	A7	A7
FBx_CMD8	A2	A2
FBx_CMD9	A0	A0
FBx_CMD10	A4	A4
FBx_CMD11	A1	A1
FBx_CMD12	BA0	BA0
FBx_CMD13	WE#	WE#
FBx_CMD14	A15	A15
FBx_CMD15	CAS#	CAS#
FBx_CMD16		CS0#_H
FBx_CMD17		
FBx_CMD18		ODT_H
FBx_CMD19		CKE_H
FBx_CMD20	A13	A13
FBx_CMD21	A8	A8
FBx_CMD22	A6	A6
FBx_CMD23	A11	A11
FBx_CMD24	A5	A5
FBx_CMD25	A3	A3
FBx_CMD26	BA2	BA2
FBx_CMD27	BA1	BA1
FBx_CMD28	A12	A12
FBx_CMD29	A10	A10
FBx_CMD30	RAS#	RAS#



Security Classification		Compal Secret Data		Title	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev C
				4019K3	
				Date: Monday, December 17, 2012	Sheet 30 of 63

# Memory Partition C - Upper 32 bits


- FBC\_D[0..63] [27,30]
- FBC\_MA[15..0] [27,30]
- FBC\_BA[2..0] [27,30]
- FBC\_DQM[7..0] [27,30]
- FBC\_DQS[7..0] [27,30]
- FBC\_DQS# [7..0] [27,30]



## CMD mapping mod Mode D

Address	DATA Bus	
	0..31	32..63
FBx_CMD0	CS0#_L	
FBx_CMD1		
FBx_CMD2	ODT_L	
FBx_CMD3	CKE_L	
FBx_CMD4	A14	A14
FBx_CMD5	RST	RST
FBx_CMD6	A9	A9
FBx_CMD7	A7	A7
FBx_CMD8	A2	A2
FBx_CMD9	A0	A0
FBx_CMD10	A4	A4
FBx_CMD11	A1	A1
FBx_CMD12	BA0	BA0
FBx_CMD13	WE#	WE#
FBx_CMD14	A15	A15
FBx_CMD15	CAS#	CAS#
FBx_CMD16		CS0#_H
FBx_CMD17		
FBx_CMD18		ODT_H
FBx_CMD19		CKE_H
FBx_CMD20	A13	A13
FBx_CMD21	A8	A8
FBx_CMD22	A6	A6
FBx_CMD23	A11	A11
FBx_CMD24	A5	A5
FBx_CMD25	A3	A3
FBx_CMD26	BA2	BA2
FBx_CMD27	BA1	BA1
FBx_CMD28	A12	A12
FBx_CMD29	A10	A10
FBx_CMD30	RAS#	RAS#


Security Classification		Compal Secret Data		Title	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	SCHEMATICS, MB A9061	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev C
				4019K3	
Date: Monday, December 17, 2012				Sheet	31 of 63



Physical Strapping pin	Power Rail	Logical Strapping Bit3	Logical Strapping Bit2	Logical Strapping Bit1	Logical Strapping Bit0
ROM_SCLK	+3VS_VGA	PCI_DEVID[4]	SUB_VENDOR	SLOT_CLK_CFG/PCI_DEVID[5]	FEX_PLL_EN_TERM
ROM_SI	+3VS_VGA	RAM_CFG[3]	RAM_CFG[2]	RAM_CFG[1]	RAM_CFG[0]
ROM_SO	+3VS_VGA	FB[1]	FB[0]	SMB_ALT_ADDR	VGA_DEVICE
STRAP0	+3VS_VGA	USER[3]	USER[2]	USER[1]	USER[0]
STRAP1	+3VS_VGA	3GIO_PAD_CFG_ADR[3]	3GIO_PAD_CFG_ADR[2]	3GIO_PAD_CFG_ADR[1]	3GIO_PAD_CFG_ADR[0]
STRAP2	+3VS_VGA	PCI_DEVID[3]	PCI_DEVID[2]	PCI_DEVID[1]	PCI_DEVID[0]
STRAP3	+3VS_VGA	SOR3_EXPOSED	SOR2_EXPOSED	SOR1_EXPOSED	SOR0_EXPOSED
STRAP4	+3VS_VGA	RESERVED	PCIE_SPEED_CHANGE_GEN3	PCIE_MAX_SPEED	DP_PLL_VDD33V

Resistor Values	Pull-up to +3VS_VGA	Pull-down to Gnd
5K	1000	0000
10K	1001	0001
15K	1010	0010
20K	1011	0011
25K	1100	0100
30K	1101	0101
35K	1110	0110
45K	1111	0111

Vendor	VRAM Structure
Samsung 2G	S2@
Hynix 2G	H2@
Samsung 1G	S1@
Hynix 1G	H1@



**For N13P-GS strap table**

GPU	Freq.	Memory Size	Memory Config	strap0	strap1	strap2	strap3	strap4	ROM_SI	ROM_SO	ROM_SCLK
N13P-GS	900 MHz	128M*16*8 2GB	Samsung (2GB) K4WV2G1646C-HC11	R	R	R	R	R	R	R	R
N13P-GS	900 MHz	128M*16*8 2GB	Hynix (2GB) H1TQ2G3D3ER-11C	R	R	R	R	R	R	R	R
N13P-GS	900 MHz	64M*16*8 1GB	Samsung (1GB) K4WV1G1646C-BC11	R	R	R	R	R	R	R	R
N13P-GS	900 MHz	64M*16*8 1GB	Hynix (1GB) H1TQ1G63D3ER-11C	R	R	R	R	R	R	R	R

**For N13P-GSR strap table**

GPU	Freq.	Memory Size	Memory Config	strap0	strap1	strap2	strap3	strap4	ROM_SI	ROM_SO	ROM_SCLK
N13P-GS	900 MHz	128M*16*8 2GB	Samsung (2GB) K4WV2G1646C-HC11	R	R	R	R	R	R	R	R
N13P-GS	900 MHz	128M*16*8 2GB	Hynix (2GB) H1TQ2G3D3ER-11C	R	R	R	R	R	R	R	R
N13P-GS	900 MHz	64M*16*8 1GB	Samsung (1GB) K4WV1G1646C-BC11	R	R	R	R	R	R	R	R
N13P-GS	900 MHz	64M*16*8 1GB	Hynix (1GB) H1TQ1G63D3ER-11C	R	R	R	R	R	R	R	R

**For N13P-GL strap table**

GPU	Freq.	Memory Size	Memory Config	strap0	strap1	strap2	strap3	strap4	ROM_SI	ROM_SCLK
N13P-GS	900 MHz	128M*16*8 2GB	Samsung (2GB) K4WV2G1646C-HC11	R	R	R	n/a	n/a	R	R
N13P-GS	900 MHz	128M*16*8 2GB	Hynix (2GB) H1TQ2G3D3ER-11C	R	R	R	n/a	n/a	R	R
N13P-GS	900 MHz	64M*16*8 1GB	Samsung (1GB) K4WV1G1646C-BC11	R	R	R	n/a	n/a	R	R
N13P-GS	900 MHz	64M*16*8 1GB	Hynix (1GB) H1TQ1G63D3ER-11C	R	R	R	n/a	n/a	R	R

**For N13P-GLR strap table**

GPU	Freq.	Memory Size	Memory Config	strap0	strap1	strap2	strap3	strap4	ROM_SI	ROM_SO	ROM_SCLK
N13P-GS	900 MHz	128M*16*8 2GB	Samsung (2GB) K4WV2G1646C-HC11	R	R	R	n/a	n/a	R	R	R
N13P-GS	900 MHz	128M*16*8 2GB	Hynix (2GB) H1TQ2G3D3ER-11C	R	R	R	n/a	n/a	R	R	R
N13P-GS	900 MHz	64M*16*8 1GB	Samsung (1GB) K4WV1G1646C-BC11	R	R	R	n/a	n/a	R	R	R
N13P-GS	900 MHz	64M*16*8 1GB	Hynix (1GB) H1TQ1G63D3ER-11C	R	R	R	n/a	n/a	R	R	R

**SUB\_VENDOR**

0	No BIOS ROM
1	BIOS ROM is present (Default)

**FB\_0\_BAR\_SIZE**

0	Reserved
1	Reserved
2	256MB (Default)
3	Reserved

**USER Straps**

User [3:0]	Customer defined
1000-1100	Customer defined

**PEX\_PLL\_EN\_TERM**

0	Disable (Default)
1	Enable

**3GIO\_PADCFG**

3GIO_PADCFG[3:0]	0110	Notebook Default
------------------	------	------------------

**SLOT\_CLK\_CFG**

0	GPU and MCH don't share a common reference clock
1	GPU and MCH share a common reference clock (Default)

**SMBUS\_ALT\_ADDR**

0	0x9E (Default)
1	0x9C (Multi-GPU usage)

**XCLK\_417**


0	277MHz (Default)
1	Reserved

**VGA\_DEVICE**


0	3D Device (Class Code 302h)
1	VGA Device (Default)




# LCD POWER CIRCUIT










# CMOS Camera






# VGA LCD/PANEL BD. Conn.



Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title	<b>SCHMATIC, MB A9061</b>
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	4019K3
Date:	Monday, December 17, 2012	Sheet	33	of	63






Security Classification		Compal Secret Data		Title	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				4019K3	C
Date: Monday, December 17, 2012				Sheet	34 of 63



Security Classification	Compal Secret Data			<b>Compal Electronics, Ltd.</b>	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title <b>SCHEMATICS, MB A9061</b>	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Part Number <b>4019K3</b>	Rev C
Date: Monday, December 17, 2012				Sheet	35 of 63


# Mini-Express Card for WLAN/WiMAX(Half)



**Reserve for SW mini-pcie debug card.**  
Series resistors closed to KBC side.









LPC_FRAME# R	R508	1	0.0402_5%	LPC_FRAME#	LPC_FRAME#	[14,42]
LPC_AD3 R	R509	1	0.0402_5%	LPC_AD3	LPC_AD3	[14,42]
LPC_AD2 R	R510	1	0.0402_5%	LPC_AD2	LPC_AD2	[14,42]
LPC_AD1 R	R511	1	0.0402_5%	LPC_AD1	LPC_AD1	[14,42]
LPC_ADD0 R	R512	1	0.0402_5%	LPC_ADD0	LPC_ADD0	[14,42]
PLT_RST#	R513	1	0.0402_5%	PLT_RST#		
CLK_PCI_DB				CLK_PCI_DB		[18]

## Mini-Express Card(SSD) SSD Active:4.5W(1.5A)






The C1183, C1186 close to U47 Pin 22, 23




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev C
Size	Document Number	4019K3		Date:
Custom	Monday, December 17, 2012		Sheet	37 of 63

Reserve gas tube for EMI go rural solution








Place Close to T71





Place Close to T72

D34/D35  
1'S PN:SC300001G00  
2'S PN:SC300002E00





Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title	SCHEMATICS,MB A9061
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Part Number	4019K3
Date:	Monday, December 17, 2012	Sheet	38	of	63


### SMSC thermal sensor placed near by VRAM





Address 1001\_101xb



REMOTE1,2+/-:  
Trace width/space:10/10 mil  
Trace length:<8"




### FAN1 Conn




Security Classification	Compal Secret Data			Compal Electronics, Ltd.	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title	SCHMATICS,MB A9061
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	4019K3
				Date	Monday, December 17, 2012
				Sheet	39 of 63


**BT MODULE CONN**





**SATA HDD Conn.**



**ODD Power Control**




**FOR 15" SATA ODD FFC Conn.**






Co-lay

**FOR 14" SATA ODD Conn.**







Power down (PD#) power stage for save power  
 DV: Power down power stage  
 3.3V: Power up power stage



Pin Assignment	Location	Function
SPK-OUT (Pin40/41/44/45)	Internal	Int Speaker
Capless HP-OUT (Pin32/33)	External	Headphone out
MIC1 (Pin21/22)	External	Mic in


wide 25MIL

SPK L+L-R+R- trace width  
 Speaker 4 ohm ==>40 mils  
 Speaker 8 ohm ==>20 mils





Reserve for ESD request.


Combo Jack detect (normal open)



PC Bleep




Security Classification	Compal Secret Data	Title
Issued Date	2011/07/21	Deciphered Date
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT THE WRITTEN PERMISSION OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Document Number
		4019K3
		Date: Monday, December 17, 2012
		Sheet 21 of 63





Security Classification	Compal Secret Data		Title
Issued Date	2011/06/15	Deciphered Date	2012/07/11
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RADEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			<b>Compal Electronics, Inc.</b> <b>SCHEMATICS, MB A9061</b> <b>4019K3</b>
Date:	Monday, December 17, 2012	Sheet	42 of 63


**ON/OFF switch**




**K/B Connector**




**TP/B Connector**




**PWR/B Connector**




**USB I/O Connector**




**LED (For 14")**




**LED (For 15")**




**Right Side USB2.0 Port X 2 (USB/B)**




**EC RESEST function**



**KB Lighting CONN.4pin**




**Touch Screen**



Security Classification			Compal Secret Data			Title	
Issued Date	2011/02/15	Deciphered Date	2012/07/11	Documant Number		4019K3	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Date	Monday, December 17, 2012	Sheet	43 of 63


RTS5178 CardReader



C37 R6 close to JCR1 Pin4  
De-coupling and Bulk capacitor should place near to RTS5179 chip and Combo Socket

0907 Vendor not agree mount C45

Green Clock




For GreenCLK generate CLK:  
Mount: All parts in this page except Swing Level RES (Marked "\*\*")  
NA: PD108,  
Y1,R98,C180,C181,  
Y2,R169,C196,C197,  
Y6,C968,C969

PCH\_32.768K  
NV\_GPU  
LAN  
PCH\_25M


Reserved for Swing Level adjustment  
(Close GCLK side)

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Title	SCHEMATICS, MB A9061		Document Number	4019K3
Date	Monday, December 17, 2012	Sheet	44	of 63

# LEFT SIDE USB3.0 PORT X1













# Left Side Charger USB3.0 Port




USB2.0/3.0 choke and ESD diode at sub-B.


Security Classification		Compal Secret Data		Title	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	SCHEMATICS, MB A9061	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Date:	Monday, December 17, 2012	Sheet	45	of	63



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Schematics, MB A9061 Document Number <b>4019K3</b> Date: Monday, December 17, 2012   Sheet 46 of 63




20120723  
 For all sku  
 1. Change PR108 to 150\_0603\_5% SD013150080 from 560\_0603\_5% SD013560080  
 Change PR109 to 1K\_0603\_5% SD013100180 from 560\_0603\_5% SD013560080



20120731  
 1. Change PR106 footprint to R0402\_0ohm-NEW

20120731  
 1. Add PR110 SD013000080 0\_0603\_5%  
 Add PR111 SD013150080 150\_0603\_5%

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2010/01/25	Deciphered Date	2012/07/11	Title	SCHEMATICS,MB A9061
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev	C
Date:	Monday, December 17, 2012	Sheet	47	of	63



ADP\_I need to write Charge Options Register (0x12H)=> bit6=1


0: IOUT is the 20x current amplifier output <default @ POR>

1: IOUT is the 40x current amplifier output

PH201 under CPU bottom side :  
CPU thermal protection at 93 +3 degree C  
Recovery at 56 +3 degree C


90W(DIS) : 6.65K 100W active 90W recovery  
65W(UMA) : 1.65K 70W active 65W recovery

20120314  
Change to +EC\_VCCA from +3VLP



20120731


1. Change PR214, PR211, PR213 and PR235 footprint to R0402\_0ohm-NEW



Security Classification		Compal Secret Data		Title	
Issued Date	2010/01/25	Deciphered Date	2012/07/11	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SCHEMATICS, MB A9061	
				Revision	C
				Document Number	Zx90
				Date:	Monday, December 17, 2012
				Sheet	48 of 63




**Need EC write ChargeOption() bit[8]=1  
Setting (ACP to PHASE Rising Threshold)=1350mV(min)**



20120615  
Change PR313 to 60.4K\_0603\_1% SD014604280  
from 64.9K\_0603\_1% SD014649280

20120723  
Change PR313 to 59K\_0603\_1% SD014590280  
from 60.4K\_0603\_1% SD014604280



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/01/13	Deciphered Date	2012/07/11	Title	CHARGER
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Date:	Monday, December 17, 2012	Sheet	49	of	63

20120321  
Change netname to CPU\_B+ from B+

**CPU\_B+**

**+3VALWP**  
OCP min 6.8A  
OVP min 3.56V


**43,50] KBC\_HANGUP\_RESET#**

20120606  
PR419 and PR420 unmount

**[42] EC\_ON**

**[42,48] MAINPWON**

20120731  
1. Change PR414 footprint to R0402\_0ohm-NEW




Security Classification	Compal Secret Data	
Issued Date	2010/01/25	Deciphered Date
		2012/07/11
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		

Compal Electronics, Inc.	
Title	<b>SCHMATICS,MB A9061</b>
Document Number	<b>Zx90</b>
Date	Monday, December 17, 2012
Sheet	50 of 63

STATE	S3	S5	1.5VP	VTT_REFP	0.75VSP
S0	Hi	Hi	On	On	On
S3	Lo	Hi	On	On	Off (Hi-Z)
S4/S5	Lo	Lo	Off	Off	Off

Note: S3 - sleep ; S5 - power off



**+1.5VP**  
 OCP min 20A  
 OVP min 1.65V


**+1.8VSP**  
 current limit min 4A

**1.8VSP max current=4A**

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/01/25	Deciphered Date	2012/07/11	Title	SCHEMATICS,MB A9061
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Date:	Monday, December 17, 2012	Sheet	51	of	63

VID [0]	VID[1]	VCCSA Vout
0	0	0.9V
0	1	0.8V
1	0	0.725V
1	1	0.675V

output voltage adjustable network



+VCC\_SAP  
TDC 4.2A  
Peak Current 6A  
OCP current 7.2A  
OVP 1.06V

The 1k PD on the VCCSA VIDs are empty.  
These should be stuffed to ensure that  
VCCSA VID is 00 prior to VCCIO stability.

20120731  
1. Change PR605 footprint to R0402\_0ohm-NEW


20120731  
1. Change PR606 footprint to R0603\_0ohm-NEW

20120411  
Change PL601 footprint to PL302 footprint

20120731  
1. Change PR611 footprint to R0402\_0ohm-NEW


[10,25,42,46,51,54] SUSP#

20120330  
Change net name to +V1.05S\_VCCP from +1.05S\_VCCP



20120731  
1. Change PR715 footprint to R0402\_0ohm-NEW

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/01/25	Deciphered Date	2012/07/11	Title	<b>SCHEMATICS,MB A9061</b>
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	<b>Zx90</b>
				Date:	Monday, December 17, 2012
				Sheet	53 of 63
				Rev	C



20120409  
Add PR956 to GPU\_PWR\_EN for +VGA\_CORE

[46,54] DGPU\_PWROK#  
[10,46,51,54] SUSP

N13P-GL:0.95V(VID5-0=101100)  
N13P-GS:0.9V(VID5-0=110000)

20120405  
Change PQ802 and PJ802 netname to +V1\_05S\_VCCP from +1.05VS

+VGA\_CORE  
OCP min 56A  
OVP min 1.525V

20120511  
Change net name to +VGA\_CORE from +VGA\_COREP

20120517  
1. Add PR972 SDO1 to +VGA\_CORE  
2. Unmount PD801  
3. Change PR820 to 0.0402% SDO1 from 150K\_0402\_1% SDO341  
4. Unmount PC810

20120405  
Exchange PH802 and PR843 position

20120314  
Change PR848 to 1.47K from 1.15K

20120511  
Change net name to +VGA\_CORE from +VGA\_COREP

20120314  
Change PR853 to 11K from 11.3K

20120314  
DNP PC864

20120314  
Change PR869 to 1.58K from 1K  
Set OCP is 56.35A

20120731  
1. Change PR832, PR833, PR834, PR835, PR836, PR837, PR972, PR851, PR861 and PR866 footprint to R0402\_0ohm-NEW

Layout Note:  
Place near Phase1 Choke

Security Classification		Compal Secret Data	
Issued Date	2008/09/15	Deciphered Date	2012/07/11
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			
Title	Compal Electronics, Inc. <b>SCHEMATICS_MB A9061</b>		
Size	Document Number	4019K3	
Date	Monday, December 17, 2012	Sheet	54 of 63



20120514  
 Change PH901, PH904 to SL200000L00 220K\_0402\_5%\_TSM0B224J4702RE  
 from SL200000500 220K\_0402\_5%\_ERTJ0E2V224J

PR915, PR946=200K(setting 113 degreeC)  
 PR915, PR946=8.25K(setting 93 degreeC)

20120731  
 1. Change PR937, PR954, PR926, PR936, PR938  
 footprint to R0402\_0ohm-NEW


20120514  
 Change PR921 to 71.5K\_0603\_1%\_SD014715280  
 from 63.7K\_0603\_1%\_SD014634280

20120514  
 Change PR949, PR951 to 143K\_0603\_1%\_SD014143380 from 130K\_0603\_1%\_SD014130380  
 20120514  
 Change PC936 to 1000P\_0402\_50V7K SE074102K80 from 680P\_0402\_50V7K SE074681K80




Security Classification		Compal Secret Data	
Issued Date	2009/12/01	Deciphered Date	2012/07/11
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			

Compal Electronics, Inc.	
Title	<b>SCHMATICS, MB A9061</b>
Document Number	C38-G series Chief River Schematic
Date	Monday, December 17, 2012
Sheet	55 of 63






DC 35W CPU  
 VID1=1.05V  
 IccMax=53A  
 Icc\_Dyn=43A  
 Icc\_TDC=36A  
 R\_LL=1.9m ohm  
 OCP=65A



DC 35W GT2  
 VID1=1.23V  
 IccMax=33A  
 Icc\_Dyn=20.2A  
 Icc\_TDC=21.5A  
 R\_LL=3.9m ohm  
 OCP=40A

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/12/01	Deciphered Date	2012/07/11	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SCHEMATICS_MB A9061 C38-G series Chief River Schematic
Date	Monday, December 17, 2012	Sheet	56	of 63






20120318  
Change PC72,PC73,PC74,PC75 to 2 pin footprint

20120514  
Unpop PC75  
Change PC72,PC73,PC74,PC76 to SGA00006100 from 330U\_D2\_2.5VY\_R9M SGA00002680

**+VCC\_CORE**

**+VCC\_GFXCORE\_AXG**




20120514  
Unpop PC58

Below is 458544\_CRV\_PDDG\_0.5 Table 5-8.

Socket Bottom	5 x 22 $\mu$ F (0805) 5 x (0805) no-stuff sites
Socket Top	7 x 22 $\mu$ F (0805) 2 x (0805) no-stuff sites

**+V1.05S\_VCCP**



20120514  
Unpop PC66

Security Classification		Compal Secret Data		Title	
Issued Date	2008/09/15	Deciphered Date	2012/07/11	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				4019K3	C
Date:	Monday, December 17, 2012	Sheet	57	of	63

Item	Reason for change	PG#	Modify List	Date	Phase
1	For EC net name	P48	PR206 change pull high voltage to +EC_VCCA from +3VLP	20120316	EVT
2	Intersil advise	P54	1.Change PR848 to 1.47K SD000009480 from 1.15K 2.Unmount PC864	20120316	EVT
3	VGA IMON setting	P54	Change PR853 to 11K SD034110280 from 11.3K	20120316	EVT
4	set OCP is 56A	P54	Change PR869 to 1.58K (SD00000SJ80) from 1K	20120316	EVT
5	For 1.5V current	P51	Add PJ507 for 1.5V	20120321	EVT
6	For B+ layout	P55 P50 P51 P50	1.Change PC954 pull high to CPU_B+ from B+ 2.Change 3/5VALWP B+ input netname to CPU_B+ 3.Change 1.5VALWP B+ input netname to CPU_B+ 4.Change PR411 netname to CPU_B+ from B+	20120321	EVT
7	For HW net name	P53 P54	1.Change +1.05S_VCCP netname to +V1.05S_VCCP 2.Change PQ802.5 netname to +V1.05S_VCCP from +1.05VS	20120330	EVT
8	For HW power sequence	P54	1.Add control PU801 pin GPU_PWR_EN and reserve PR956 0_0402_5% 2.Change PR820 to SD034150380 150K_0402_1% from 100K 3.Change PC810 to SE071101J80 100P_0402_50V8J from 0.1u	20120330	EVT
9	For Intersil advise	P54	Change PR853 pull down netname to gnd	20120409	EVT
10	For IMON design	P55	Change PU901 to NCP6132A from ISL95836	20120412	EVT
11	For layout design	P54	1.Del PJ803 PJ804 2.Change net name to VGACORE from VGACOREP	20120511	DVT
12	For 1.05V, GFX_CORE,CPU_CORE design fine tune	P57	Unpop PC58, PC66,PC75 330U_D2_2.5VY_R9M SGA00002680	20120514	DVT
13	For CPU_CORE design fine tune and ON advise	P57	Change PC72,PC73,PC74,PC76 to S POLY C 330U 2V M D2 ESR9M SGA00006100 from 330U_D2_2.5VY_R9M SGA00002680	20120514	DVT
14	For CPU_CORE design fine tune and ON advise	P55	1.Change PC928 to 560P_0402_50V7K SE074561K80 from 680P_0402_50V7K SE074681K80 2.Change PR949,PR951 to 140K from 130K 3.Change PR912 to 71.5K_0603_1% SD014715280 from 63.4K_0603_1% SD014634280 4.Change PH901,PH904 to SL200000L00 220K_0402_5%_TSM0B224J4702RE from SL200000500 220K_0402_5%_ERTJOEV224J	20120514	DVT
15	For material EOL	P55	Change PH901,PH904 to SL200000L00 220K_0402_5%_TSM0B224J4702RE from SL200000500 220K_0402_5%_ERTJOEV224J	20120514	DVT
16	For HW VGA power sequence	P54	Add PR972 SD028000080 0_0402_5% Unmount PD801 Change PR820 to 0_0402_5% SD028000080 from 150K_0402_1% SD034150380 Unmount PC810	20120516	DVT

Security Classification	Compal Secret Data		Title		Compal Electronics, Inc.	
Issued Date	2009/01/06	Deciphered Date	2012/07/11	SCHEMATICS,MB A9061		
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				Document Number	Rev	C
				Custom	Zx90	
				Date:	Monday, December 17, 2012	Sheet 58 of 63


Item	Reason for change	PG#	Modify List	Date	Phase
17	For HW reset function	P50	1.Add PR420 SD028000080 0_0402_5% for reserve 2 reserve.PR419 and PR420	20120606	PVT
18	For ACDET function	P49	1.Change PR313 to 60.4K_0603_1% SD014604280 from 64.9K_0603_1% SD014649280	20120615	PVT
19	For HW Grenn clock UMA sku trial tun	P47	1. unmount PD103 2. Change PR108 to 150_0603_5% SD013150080 from 560_0603_5% SD013560080 Change PR109 to 1K_0603_5% SD013100180 from 560_0603_5% SD013560080	20120625	PVT
20	For ACDET function	P49	1.Change PR313 to 59K_0603_1% SD014590280 from 60.4K_0603_1% SD014604280	20120705	PVT
21	For VR_HOT	P55	1.unmount PR915 and PR946	20120705	PVT
22	For HW Grenn clock	P47	1. mount PD103 2. Change PR108 to 150_0603_5% SD013150080 from 560_0603_5% SD013560080 Change PR109 to 1K_0603_5% SD013100180 from 560_0603_5% SD013560080	20120723	SVT
23	For material issue	P51	1.Change PU502 to SA00004CY10 S IC RT8061AZQW WDFN 10P PWM from SA00003RU00 S IC SY8033BDBC DFN 10P SINGLE BUCK	20120723	SVT

CONFIDENTIAL

Security Classification	Compal Secret Data		Title		Compal Electronics, Inc.	
Issued Date	2009/01/06	Deciphered Date	2012/07/11	SHEETS		Rev
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Zx90	C
				Date:	Monday, December 17, 2012	Sheet 59 of 63

# COMPAL CONFIDENTIAL

**MODEL NAME:** *Power Sequence Block Diagram*  
**PCB NAME:** *LA-7981P*  
**REVISION:**  
**DATE:** *2011/07/13*



Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				4019K3	C
Date: Monday, December 17, 2012				Sheet	60 of 63


Item	Reason for change	PG#	Modify List	Date	Phase
1	Initial			5/7	DVT
2	For Green CLK and Crystal co-lay better layout	P14 P15 P23	Delete R176,R1381 and RV232	5/7	DVT
3	For Change Audio Woofer MOSFET from Dual to single channel	P15	Changer Part from SB00000E010 to SB00000EN00	5/7	DVT
4	For OVERT# Glitch issue at Power on status	P23	Add QV9	5/7	DVT
5	For BT&WLAN Combo Card	P36	to modify R897 value from 0 ohm to 1K ohm add BT_DISABLE_F_R on JWLNI.51 add R5580	5/8	DVT
6	For Factory request and cost down LVDS PIN Define	P33	To Modify LVDS PIN Define	5/8	DVT
7	For USB Charger mode control request	P45 P42	To Add PWRSHARE_EN_R on U31.38 To Add EC_PWRSHARE_EN# on U31.74 add R5577 and R5578, delete CHG_ON#	5/8	DVT
8	To change Reset IC G601	P42	to change R4959 value from 200K ohm to 0 ohm add R5579 0 ohm	5/8	DVT
9	Reserved Touch Screen Power Control	P42 P43	add R5581,C1331,R5572,R5583,R5584 and Q156 add EC_TS_ON on U31.66 add +3VS_TS,+3VS_TS_R	5/8	DVT
10	To change Speaker PIN define for ME routing request	P41	SPK_L2+ R1556 net in JSPK1.1 SPK_L1- R1554 net in JSPK1.2 SPK_R1- R1555 net in JSPK1.3 SPK_R2+ R1553 net in JSPK1.4	5/8	DVT
11	for Realtek Vendor recommand	P41	RI123,C1134 close to U50.47 R5582,R1559 and C1135 Close to U73.1 EXT_MIC_R	5/8	DVT
12	for ME request	P39	To Modify H21,H7,H18 PCB Footprint as below H21 from H_3P3 to H_4P6 H7 from H_2P8 to H_3P0 H18 from H_3P3 to H_3P9N	5/8	DVT
13	for LAN Clock be better	P37	change C990 value from 5PF to 0 ohm.	5/9	DVT
14	for Audio Vendor recommand	P43	change JUSB3.11 from GND to +3VS change JUSB3.12 from +3VS to AGND	5/10	DVT
15	for Crystal finetune Capacitor	P43	C180,C181 from 18PF to 12PF	5/16	DVT
16	for DVT Board ID request	P42	R695 from 33K to 18K	5/17	DVT
17	for PVT request	P37	Change Reference from C990 to R5585	5/23	PVT
18	for Surge request	P38	C1325,C1326,C1327 change package from 0402 to 0603	5/23	PVT
19	for Reset IC function	P42, P50,P43	add R612,PR420,R4960,R4961 Delete R4959	5/24	PVT

Security Classification		Compal Secret Data		Title	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				4019K3	C
				Date: Monday, December 17, 2012	Sheet 61 of 63

Item	Reason for change	PG#	Modify List	Date	Phase
20	for USB2.0 Port 0 TLC fine tune	P45	add R1170,R1171	5/29	PVT
21	for INTEL Combo card BT off	P36 P19	add R893,R894 1Kohm ,change R897 to 0 ohm change net name from PCH_GPIO36 to INTEL_BT_OFF# add INTEL_BT_OFF#_R JWLN1.51 chnage NET from BT_DISABLE_F_R to INTEL_BT_OFF#_R	6/5	PVT
22	for LVDS prevent short EC DISPOFF#	P33	R447 change value from no stuff to stuff 0ohm	6/12	PVT
23	for VSB and PCH Power rail control issue	P42 P46	add R5586 and R5591	6/21	PVT
24	add common choke for USB port 8, port 9	P43	add L78,L79,R5587,R5588,R5589,R5590	6/21	PVT
25	no need reserved C1330	P38	remove C1330	6/21	PVT
26	for PVT Board ID request	P42	R695 from 18K to 8.2K	6/21	PVT
27	for Surge modify	P38	DL6 change Part from SCV00001C00 to SCV00001D00	6/21	PVT
28	for Crystal finetune Capacitor	P14 P37	C180,C181 change value from 12P to 18P C1204,C1205 change value from 27P to 12P	6/25	PVT
29	for SMT Request	P23	LV7 change value from KC_FBMA-10-100505-300T_2P to 0ohm_0402	07/11	SVT
30	for Vendor recommand	P23	add RG10 0ohm	07/19	SVT
31	for Touch Screen request	P43	add R5592,R721 0 ohm,	07/25	SVT
32	for Green CLK request	P44	add QG1, RG13, CG10	8/1	SVT
33	for LED Brightness	P44	modify R623,R765 value from 300 ohm to 560 ohm	8/1	SVT
34	for reduce component count	P10 P	Modify footprint to jumper R69 to J14 R277 to J16	8/1	SVT
35	for SVT Board ID request	P42	R695 from 8.2K to 0 ohm	8/1	SVT

Security Classification		Compal Secret Data		Title	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				4019K3	C
				Date:	Monday, December 17, 2012
				Sheet	62 of 63

Item	Reason for change	PG#	Modify List	Date	Phase
36	for EMI Request	P45	not stuff R1154,R1155,R1156,R1157 Stuff L68,L70	8/1	SVT
37	for Remove ODD Zero Power Function	P40	Q99,Q100 R552,R675,C607 not stuff on MB		



<b>Security Classification</b>		<b>Compal Secret Data</b>		<b>Compal Electronics, Inc.</b>	
Issued Date	2011/06/15	Deciphered Date	2012/07/11	Title	<b>SCHEMATICS,MB A9061</b>
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev C	4019K3
Date:		Monday, December 17, 2012		Sheet	63 of 63

[www.s-manuals.com](http://www.s-manuals.com)