



Columbia/Tangiz Block Diagram

Project code: 91.4T301.001
 PCB P/N : 48.4T301.0SA
 REVISION : 06236-SA



SYSTEM DC/DC MAX8744 38	
INPUTS	OUTPUTS
DCBATOUT	5V_S5(6A) 3D3V_S5(7A)
SYSTEM DC/DC Max8717 39	
INPUTS	OUTPUTS
DCBATOUT	1D05V_S0(9.5A) 1D8V_S3(8.5A)
TPS51100 41	
1D8V_S3	DDR_VREF_S0(1.5A) DDR_VREF_S3
APL5915 41	
1D8V_S3	1D25V_S0(2A)
APL531230	
3D3V_S0	2D5V_S0(300mA)
APW5912 40	
3D3V_S5	1D5V_S3(7.5A)
ISL CHARGER ISL6255 41	
INPUTS	OUTPUTS
DCBATOUT	CHG_PWR 18V 4.0A UP+5V 5V 100mA
CPU DC/DC MAX8770 35,36	
INPUTS	OUTPUTS
DCBATOUT	VCC_CORE_S0 0~1.3V 47A

UMA

緯創資通 **Wistron Corporation**
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **BLOCK DIAGRAM**

Size: A3 Document Number: **Columbia/Tangiz** Rev: SA

Date: Friday, December 15, 2006 Sheet 1 of 45

ICH8M Functional Strap Definitions

ICH8-M EDS 21762 2.0V1 page 16

Signal	Usage/When Sampled	Comment
HDA_SDOUT	XOR Chain Entrance/ PCIE Port Config1 bit1, Rising Edge of PWROK	Allows entrance to XOR Chain testing when TP3 pulled low. When TP3 not pulled low at rising edge of PWROK, sets bit1 of RPC.PC(Config Registers: offset 224h)
HDA_SYNC	PCIE config1 bit0, Rising Edge of PWROK.	This signal has a weak internal pull-down. Sets bit0 of RPC.PC(Config Registers:Offset 224h)
GNT2#	PCIE config2 bit0, Rising Edge of PWROK.	This signal has a weak internal pull-up. Sets bit2 of RPC.PC2(Config Registers:Offset 0224h)
GPIO20	Reserved	This signal should not be pulled high.
GNT1#/ GPIO51	ESI Strap (Server Only) Rising Edge of PWROK	ESI compatible mode is for server platforms only. This signal should not be pulled low for desktop and mobile.
GNT3#	Top-Block Swap Override. Rising Edge of PWROK.	Sampled low:Top-Block Swap mode(inverts A16 for all cycles targeting FWH BIOS space). Note: Software will not be able to clear the Top-Swap bit until the system is rebooted without GNT3# being pulled down.
GNT0#/ SPI_CS1#	Boot BIOS Destination Selection. Rising Edge of PWROK.	Controllable via Boot BIOS Destination bit (Config Registers:Offset 3410h:bit 11:10). GNT0# is MSB, 01-SPI, 10-PCI, 11-LPC.
INTVRMEN	Integrated VccSus1_05 and VccCL1_5 VRM Enable/Disable. Always sampled.	Enables integrated VccSus1_05, VccSus1_5 and VccCL1_5 VRM's when sampled high
LAN100_SLP	Integrated VccLAN1_05 and VccCL1_05 VRM Enable/Disable. Always sampled.	Enables integrated VccLAN1_05 and VccCL1_05 VRM's when sampled high
SATALED#	PCI Express Lane Reversal. Rising Edge of PWROK.	Signal has weak internal pull-up. Sets bit 27 of MPC.LR(Device 28:Function 0:Offset D8)
SPKR	No Reboot. Rising Edge of PWROK.	If sampled high, the system is strapped to the "No Reboot" mode(ICH8 will disable the TCO Timer system reboot feature). The status is readable via the NO REBOOT bit.
TP3	XOR Chain Entrance. Rising Edge of PWROK.	This signal should not be pull low unless using XOR Chain testing.
GPIO33/ HDA_DOCK_EN#	Flash Descriptor Security Override Strap Rising Edge of PWROK	This signal has a weak internal pull-up. Sampled low:the Flash Descriptor Security will be overridden. If high,the security measures will be in effect.This should only be used in manufacturing environments.

ICH8M Integrated Pull-up and Pull-down Resistors

ICH8-M EDS 21762 2.0V1

SIGNAL	Resistor Type/Value
HDA_BIT_CLK	PULL-DOWN 20K
HDA_RST#	NONE
HDA_SDIN[3:0]	PULL-DOWN 20K
HDA_SDOUT	PULL-DOWN 20K
HDA_SYNC	PULL-DOWN 20K
GNT[3:0]	PULL-UP 20K
GPIO[20]	PULL-DOWN 20K
LDA[3:0]#/FHW[3:0]#	PULL-UP 20K
LAN_RXD[2:0]	PULL-UP 10K
LDRQ[0]	PULL-UP 20K
LDRQ[1]/GPIO23	PULL-UP 20K
PME#	PULL-UP 20K
PWRBTN#	PULL-UP 20K
SATALED#	PULL-UP 15K
SPI_CS1#	PULL-UP 20K
SPI_CLK	PULL-UP 20K
SPI_MOSI	PULL-UP 20K
SPI_MISO	PULL-UP 20K
TACH [3:0]	PULL-UP 20K
SPKR	PULL-DOWN 20K
TP[3]	PULL-UP 20K
USB[9:0][P,N]	PULL-DOWN 15K
CL_RST#	PULL-UP 13K

Crestline Strapping Signals and Configuration

Crestline EDS 20954 1.0 page 7

Pin Name	Strap Description	Configuration
CFG[2:0]	FSB Frequency Select	001 = FSB533 011 = FSB667 010 = FSB800 others = Reserved
CFG[4:3]	Reserved	
CFG5	DMI x2 Select	0 = DMI x2 1 = DMI x4 (Default)
CFG[8:6]	Reserved	
	Low Power PCI Express	0 = Normal mode 1 = Low Power mode (Default)
CFG9	PCI Express Graphics Lane Reversal	0 = Reverse Lanes,15->0,14->1 ect.. 1 = Normal operation(Default):Lane Numbered in order
CFG[11:10]	Reserved	
CFG[13:12]	XOR/ALL Z test straps	00 = Reserved 01 = XOR mode enabled 10 = All Z mode enabled 11 = Normal Operation (Default)
CFG[15:14]	Reserved	
CFG16	FSB Dynamic ODT	0 = Dynamic ODT Disabled 1 = Dynamic ODT Enabled (Default)
CFG[18:17]	Reserved	
CFG19	DMI Lane Reversal	0 = Normal operation (Default):lane Numbered in order 1 =Reverse Lane,4->0,3->1 ect...
CFG20	SDVO/PCIE Concurrent	0 = Only SDVO or PCIE x1 is operational (Default) 1 =SDVO and PCIE X1 are operating simultaneously via the PEG port
SDVOCRTL_DATA	SDVO Present	0 = No SDVO Card present (Default) 1 = SDVO Card present

NOTE: All strap signals are sampled with respect to the leading edge of the Crestline GMCH PWROK in signal.

History

ICH8M IDE Integrated Series Termination Resistors

DD[15:0], DIOW#, DIOR#, DREQ, DDACK#, IORDY, DA[2:0], DCS1#, DCS3#, IDEIRQ	approximately 33 ohm
--	----------------------

USB Table

USB	
Pair	Device
0	USB1
1	NC
2	USB2
3	FT
4	USB3
5	BLUETOOTH
6	WEBCAM
7	USB4
8	MINICARD
9	NEW1

PCI Routing

page 17


	IDSEL	INT	REQ	GNT
TI7412	AD22	G:CARDBUS B:1394 F:Flash Media G:SD Host	0	0

PCIE Routing

LANE1	LAN BCM5787M
LANE2	MiniCard WLAN
LANE3	NewCard WLAN

UMA

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Reference			
Title	Document Number		Rev
Size A3	Columbia/Tangiz		SA
Date: Friday, December 15, 2006	Sheet 2	of	45



UMA:71.09502.A0W=>56pin
 G72:71.09365.00W=>64pin
 U14上56pin時
 RN22,23,24,26,31,32,33,34改成66.33036.04L

ICS9LPR502HGLFT-GP setting table

PIN NAME	DESCRIPTION
PCI0/CR#_A	Byte 5, bit 7 0 = PCI0 enabled (default) 1 = CR#_A enabled. Byte 5, bit 6 controls whether CR#_A controls SRC0 or SRC2 pair Byte 5, bit 6 0 = CR#_A controls SRC0 pair (default), 1 = CR#_A controls SRC2 pair
PCI1/CR#_B	Byte 5, bit 5 0 = PCI1 enabled (default) 1 = CR#_B enabled. Byte 5, bit 6 controls whether CR#_B controls SRC1 or SRC4 pair Byte 5, bit 6 0 = CR#_B controls SRC1 pair (default) 1 = CR#_B controls SRC4 pair
PCI2/TME	0 = Overclocking of CPU and SRC Allowed 1 = Overclocking of CPU and SRC NOT allowed
PCI4/SRC5_EN	0 = Pin29 as SRC-1, Pin18 as SRC-1#, Pin13 as DOT96, Pin14 as DOT96# 1 = Pins29,30 as SRC-5 differential pair.
PCI_F5/ITP_EN	0 = SRC8/SRC8# 1 = ITP/ITP#

RTM875T-605 setting table

PIN NAME	DESCRIPTION
PCI0/CR#_A	Byte 5, bit 7 0 = PCI0 enabled (default) 1 = CR#_A enabled. Byte 5, bit 6 controls whether CR#_A controls SRC0 or SRC2 pair Byte 5, bit 6 0 = CR#_A controls SRC0 pair (default), 1 = CR#_A controls SRC2 pair
PCI1/CR#_B	Byte 5, bit 5 0 = PCI1 enabled (default) 1 = CR#_B enabled. Byte 5, bit 6 controls whether CR#_B controls SRC1 or SRC4 pair Byte 5, bit 6 0 = CR#_B controls SRC1 pair (default) 1 = CR#_B controls SRC4 pair
PCI2/TME	0 = Overclocking of CPU and SRC Allowed 1 = Overclocking of CPU and SRC NOT allowed
PCI3/SRC-5_EN	0 = Pin29 as CPU_STOP#, pin 30 as PCI_STOP#. 1 = Pins29,30 as SRC-5 differential pair.
PCI4/27M_SEL	0 = Pin17 as SRC-1, Pin18 as SRC-1#, Pin13 as DOT96, Pin14 as DOT96# 1 = Pin17 as 27MHz, Pin 18 as 27MHz_SS, Pin13 as SRC-0, Pin14 as SRC-0#
PCI_F5/ITP_EN	0 = SRC8/SRC8# 1 = ITP/ITP#

SEL2	SEL1	SEL0	CPU	FSB
FSC	FSB	FSA		
1	0	1	100M	X
0	0	1	133M	X
0	1	1	166M	667M
0	1	0	200M	800M

UMA

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: Clock Generator

Size: Document Number Columbia/Tangiz Rev SA


Date: Friday, December 15, 2006 Sheet 3 of 45

6 H_A#(35..3) <<< H_A#(35..3)

H_DINV#[3..0] <<>> H_DINV#[3..0] 6
H_DSTBN#[3..0] <<>> H_DSTBN#[3..0] 6
H_DSTBP#[3..0] <<>> H_DSTBP#[3..0] 6
H_D#(63..0) <<>> H_D#[63..0] 6




Place testpoint on H_IERR# with a GND 0.1" away




6 H_DSTBN#0
6 H_DSTBP#0
6 H_DINV#0

Layout Note: "CPU_GTLREF0" 0.5" max length.




Net "TEST4" as short as possible, make sure "TEST4" routing is reference to GND and away other noisy signals

Layout Note: Comp0, 2 connect with Zo=27.4 ohm, make trace length shorter than 0.5" Comp1, 3 connect with Zo=55 ohm, make trace length shorter than 0.5"



BGA479-SKT6-GPU3 62.10079.001

BGA479-SKT6-GPU3



All place within 2" to CPU


UMA

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: CPU (1 of 2)

Size: Document Number Rev: SA

Date: Friday, December 15, 2006 Sheet 4 of 45




緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title			CPU (2 of 2)
Size	Document Number	Rev	
Columbia/Tangiz		SA	
Date:	Friday, December 15, 2006	Sheet	5 of 45

H_SWING routing Trace width and Spacing use 10 / 20 mil


H_SWING Resistors and Capacitors close MCH 500 mil (MAX)



H_SCOMP and H_SCOMP# Resistors and Capacitors close MCH 500 mil (MAX)





H_RCOMP routing Trace width and Spacing use 10 / 20 mil



Place them near to the chip (< 0.5")


H_REF Decoupling Crestline close Crestline 100 mil



UMA

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title		GMCH (1 of 6)	
Size	Document Number	Rev	SA
Date:	Friday, December 15, 2006	Sheet	6 of 45





Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.


Title: **GMCH (2 of 6)**

Size: Document Number: Rev: **SA**


Date: Friday, December 15, 2006 Sheet 7 of 45




VCC_NCTF + VCC=1573mA




- VCC AXG_NCTF T17
- VCC AXG_NCTF T18
- VCC AXG_NCTF T19
- VCC AXG_NCTF T21
- VCC AXG_NCTF T22
- VCC AXG_NCTF T23
- VCC AXG_NCTF T25
- VCC AXG_NCTF U15
- VCC AXG_NCTF U16
- VCC AXG_NCTF U17
- VCC AXG_NCTF U19
- VCC AXG_NCTF U20
- VCC AXG_NCTF U21
- VCC AXG_NCTF U23
- VCC AXG_NCTF U26
- VCC AXG_NCTF U16
- VCC AXG_NCTF U17
- VCC AXG_NCTF U19
- VCC AXG_NCTF V20
- VCC AXG_NCTF V21
- VCC AXG_NCTF V23
- VCC AXG_NCTF V24
- VCC AXG_NCTF V15
- VCC AXG_NCTF V16
- VCC AXG_NCTF V17
- VCC AXG_NCTF V19
- VCC AXG_NCTF Y20
- VCC AXG_NCTF Y21
- VCC AXG_NCTF Y23
- VCC AXG_NCTF Y24
- VCC AXG_NCTF Y26
- VCC AXG_NCTF Y28
- VCC AXG_NCTF Y29
- VCC AXG_NCTF AA16
- VCC AXG_NCTF AA17
- VCC AXG_NCTF AB16
- VCC AXG_NCTF AB19
- VCC AXG_NCTF AC16
- VCC AXG_NCTF AC17
- VCC AXG_NCTF AC19
- VCC AXG_NCTF AD15
- VCC AXG_NCTF AD16
- VCC AXG_NCTF AD17
- VCC AXG_NCTF AF16
- VCC AXG_NCTF AF19
- VCC AXG_NCTF AH15
- VCC AXG_NCTF AH16
- VCC AXG_NCTF AH17
- VCC AXG_NCTF AH19
- VCC AXG_NCTF AJ16
- VCC AXG_NCTF AJ17
- VCC AXG_NCTF AJ19
- VCC AXG_NCTF AK16
- VCC AXG_NCTF AK19
- VCC AXG_NCTF AL16
- VCC AXG_NCTF AL17
- VCC AXG_NCTF AL19
- VCC AXG_NCTF AL20
- VCC AXG_NCTF AL21
- VCC AXG_NCTF AL23
- VCC AXG_NCTF AM15
- VCC AXG_NCTF AM16
- VCC AXG_NCTF AM19
- VCC AXG_NCTF AM20
- VCC AXG_NCTF AM21
- VCC AXG_NCTF AM23
- VCC AXG_NCTF AP15
- VCC AXG_NCTF AP16
- VCC AXG_NCTF AP17
- VCC AXG_NCTF AP19
- VCC AXG_NCTF AP20
- VCC AXG_NCTF AP21
- VCC AXG_NCTF AP23
- VCC AXG_NCTF AP24
- VCC AXG_NCTF AR20
- VCC AXG_NCTF AR21
- VCC AXG_NCTF AR23
- VCC AXG_NCTF AR24
- VCC AXG_NCTF AR26
- VCC AXG_NCTF V26
- VCC AXG_NCTF V28
- VCC AXG_NCTF V29
- VCC AXG_NCTF Y31



- VCC SM AU32
- VCC SM AU33
- VCC SM AU35
- VCC SM AV33
- VCC SM AW33
- VCC SM AW35
- VCC SM AY35
- VCC SM BA32
- VCC SM BA33
- VCC SM BA35
- VCC SM BB33
- VCC SM BC32
- VCC SM BC33
- VCC SM BC35
- VCC SM BD32
- VCC SM BD35
- VCC SM BE32
- VCC SM BE33
- VCC SM RE35
- VCC SM BF33
- VCC SM BF34
- VCC SM BG32
- VCC SM BG33
- VCC SM BG35
- VCC SM BH32
- VCC SM BH33
- VCC SM BH34
- VCC SM BH35
- VCC SM BJ32
- VCC SM BJ33
- VCC SM BJ34
- VCC SM BK32
- VCC SM BK33
- VCC SM BK34
- VCC SM BK35
- VCC SM BL33
- VCC SM AU30




- VCC AXG R20
- VCC AXG T14
- VCC AXG W13
- VCC AXG W14
- VCC AXG Y12
- VCC AXG AA20
- VCC AXG AA23
- VCC AXG AA26
- VCC AXG AA28
- VCC AXG AB21
- VCC AXG AB24
- VCC AXG AB29
- VCC AXG AC20
- VCC AXG AC21
- VCC AXG AC23
- VCC AXG AC24
- VCC AXG AC26
- VCC AXG AC28
- VCC AXG AC29
- VCC AXG AD20
- VCC AXG AD23
- VCC AXG AD24
- VCC AXG AD28
- VCC AXG AF21
- VCC AXG AF26
- VCC AXG AA31
- VCC AXG AH20
- VCC AXG AH21
- VCC AXG AH23
- VCC AXG AH24
- VCC AXG AH26
- VCC AXG AD31
- VCC AXG AJ20
- VCC AXG AN14



- VCC SM LF AW45
- VCC SM LF BC39
- VCC SM LF BE39
- VCC SM LF BD17
- VCC SM LF BD4
- VCC SM LF AW8
- VCC SM LF AT6


VCC_AXG_NCTF + VCC_AXG=7700mA



- VCC AXG_NCTF UMA
- VCC AXG_NCTF C158
- VCC AXG_NCTF C161
- VCC AXG_NCTF C152
- VCC AXG_NCTF C156
- VCC AXG_NCTF C151


SB:DIS remove 0 ohm on C129,C210,C158,C161

FOR VCC CORE AND VCC NCTF




- VCC_NCTF AB33
- VCC_NCTF AB36
- VCC_NCTF AB37
- VCC_NCTF AC33
- VCC_NCTF AC35
- VCC_NCTF AC36
- VCC_NCTF AD35
- VCC_NCTF AD36
- VCC_NCTF AF33
- VCC_NCTF AF36
- VCC_NCTF AH33
- VCC_NCTF AH35
- VCC_NCTF AH36
- VCC_NCTF AH37
- VCC_NCTF AJ33
- VCC_NCTF AK33
- VCC_NCTF AK35
- VCC_NCTF AK36
- VCC_NCTF AK37
- VCC_NCTF AD33
- VCC_NCTF AJ36
- VCC_NCTF AM35
- VCC_NCTF AL33
- VCC_NCTF AL35
- VCC_NCTF AA33
- VCC_NCTF AA35
- VCC_NCTF AA36
- VCC_NCTF AP36
- VCC_NCTF AR35
- VCC_NCTF AR36
- VCC_NCTF Y32
- VCC_NCTF Y33
- VCC_NCTF Y35
- VCC_NCTF Y36
- VCC_NCTF Y37
- VCC_NCTF T30
- VCC_NCTF T34
- VCC_NCTF U23
- VCC_NCTF U31
- VCC_NCTF U32
- VCC_NCTF U33
- VCC_NCTF U35
- VCC_NCTF U36
- VCC_NCTF V32
- VCC_NCTF V33
- VCC_NCTF V36
- VCC_NCTF V37

FOR VCC CORE



- VCC CORE C160
- VCC CORE C183
- VCC CORE C136
- VCC CORE C178
- VCC CORE C140
- VCC CORE C45
- VCC CORE C141


FOR VCC AXM NCTF AND VCC AXM



- VCC AXM_NCTF AL24
- VCC AXM_NCTF AL26
- VCC AXM_NCTF AL28
- VCC AXM_NCTF AM23
- VCC AXM_NCTF AM28
- VCC AXM_NCTF AM29
- VCC AXM_NCTF AM31
- VCC AXM_NCTF AM32
- VCC AXM_NCTF AM33
- VCC AXM_NCTF AP23
- VCC AXM_NCTF AP32
- VCC AXM_NCTF AP33
- VCC AXM_NCTF AL29
- VCC AXM_NCTF AL31
- VCC AXM_NCTF AL32
- VCC AXM_NCTF AR31
- VCC AXM_NCTF AR32
- VCC AXM_NCTF AR33



VCC_AXM_NCTF + VCC_AXM=540mA

FOR VCC SM



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title	GMCH (4 of 6)		Rev	SA
Size	Document Number			
Date	Friday, December 15, 2006	Sheet	9 of 45	



緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.


Title

Size Document Number Rev

GMCH (6 of 6)


Columbia/Tangiz SA

Date: Friday, December 15, 2006 Sheet 11 of 45




NORMAL TYPE

DDR2-200P-22-GP-U1
62.10017.A61
High 9.2mm



Place near DM2



NORMAL TYPE

SKT-SODIMM200U3GP
62.10017.661
High 5.2mm


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **DDR2 Socket**

Size: Document Number: Columbia/Tangiz




Date: Friday, December 15, 2006 Sheet 12 of 45

PARALLEL TERMINATION





M_A A[14..0] <<< M_A A[14..0] 8,12
 M_B A[14..0] <<< M_B A[14..0] 8,12


Decoupling Capacitor



		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title DDR2 Termination Resistor			
Size	Document Number		Rev
Columbia/Tangiz			SA
Date:	Friday, December 15, 2006	Sheet	13 of 45



LCD/INVERTER CONN




Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Heien 221, Taiwan, R.O.C.	
LCD CONN & LED	
File	Rev SA
Size	Document Number
Date: Friday, December 15, 2006	Sheet 14 of 45

CRT I/F & CONNECTOR




Layout Note:
Place these resistors close to the CRT-out connector

Ferrite bead impedance: 10 ohm@100MHz





Layout Note:
* Must be a ground return path between this ground and the ground on the VGA connector.
Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN. RGB will hit 75 Ohm first, pi-filter, then CRT CONN.

Hsync & Vsync level shift





TV CONN







緯創資通 Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title: CRT/TV Connector	
Size: _____	Document Number: _____
Date: Friday, December 15, 2006	
Sheet 15 of 45	
Columbia/Tangiz	Rev SA


RTC circuitry



GLAN_COMP place within 500 mil of ICH8M



Change to 24.9 1% ohm when use SATA HD



Layout Note: R133 needs to be placed within 2" of ICH7, R334 must be placed within 2" of R169 w/o stub.

integrated VccSus1_05,VccSus1_5,VccCLL1_5		
INTVRMEN	High=Enable	Low=Disable
integrated VccLan1_05VccCLL1_05		
LAN100_SLP	High=Enable	Low=Disable














UMA

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **ICH8-M (1 of 4)**

Size: Document Number: _____ Rev: SA




Date: Friday, December 15, 2006 Sheet 16 of 45



Pair	Device
0	USB1
1	NC
2	USB2
3	FT
4	USB3
5	BLUETOOTH
6	WEBCAM
7	USB4
8	MINICARD
9	NEW1

PCI_GNT#0	SPI_CS#1	BOOT BIOS Location
0	0	SPI
1	0	PCT
1	1	PCT (Default)


A16 swap override strap
low = A16 swap override enable
high = default



緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

ICH8-M (2 of 4)

Date: Monday, December 18, 2006 Sheet 17 of 45



*Within a given well, 5VREF needs to be up before the corresponding 3.3V rail

Layout Note: Place near ICH8

Layout Note: PCI decoupling


緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title	ICH8-M (3 of 4)	
Size	Document Number	Rev
Columbia/Tangiz		SA
Date	Friday, December 15, 2006	Sheet 18 of 45

U12F 6 OF 6

A23	VSS	K7
A5	VSS	L1
AA2	VSS	L13
AA7	VSS	L15
A25	VSS	L26
AB1	VSS	L27
AB24	VSS	L4
AC11	VSS	L5
AC14	VSS	M12
AC25	VSS	M13
AC26	VSS	M14
AC27	VSS	M15
AD17	VSS	M16
AD20	VSS	M17
AD28	VSS	M23
AD29	VSS	M28
AD3	VSS	M29
AD4	VSS	M3
AD6	VSS	N1
AE1	VSS	N11
AE12	VSS	N12
AE2	VSS	N13
AE22	VSS	N14
AD1	VSS	N15
AE25	VSS	N16
AE5	VSS	N17
AE6	VSS	N18
AE9	VSS	N26
AF14	VSS	N27
AF16	VSS	N4
AF18	VSS	N5
AF3	VSS	N6
AF4	VSS	P12
AG5	VSS	P13
AG6	VSS	P14
AH10	VSS	P15
AH13	VSS	P16
AH16	VSS	P17
AH19	VSS	P23
AH2	VSS	P28
AE28	VSS	P29
AH22	VSS	R11
AH24	VSS	R12
AH26	VSS	R13
AH3	VSS	R14
AH4	VSS	R15
AH8	VSS	R16
AJ5	VSS	R17
B11	VSS	R18
B14	VSS	R28
B17	VSS	R4
B2	VSS	T12
B20	VSS	T13
B22	VSS	T14
B3	VSS	T15
C24	VSS	T16
C26	VSS	T17
C27	VSS	T2
C6	VSS	U12
D12	VSS	U13
D15	VSS	U14
D18	VSS	U15
D2	VSS	U16
D4	VSS	U17
E21	VSS	U23
E24	VSS	U26
E4	VSS	U27
E9	VSS	U3
F15	VSS	U5
E23	VSS	V13
F28	VSS	V15
F29	VSS	V28
F7	VSS	V29
G1	VSS	W2
F2	VSS	W26
G10	VSS	W27
G13	VSS	Y28
G19	VSS	Y29
G23	VSS	Y4
G25	VSS	AB4
G26	VSS	AB23
G27	VSS	AB5
H25	VSS	AB6
H28	VSS	AD5
H29	VSS	U4
H3	VSS	W24
H6	VSS	A1
J1	VSS	A2
J25	VSS_NCTF	A28
J26	VSS_NCTF	A29
J27	VSS_NCTF	AJ28
J4	VSS_NCTF	AH1
J5	VSS_NCTF	AH29
K23	VSS_NCTF	AJ1
K28	VSS_NCTF	AJ2
K29	VSS_NCTF	AJ29
K3	VSS_NCTF	B1
K6	VSS_NCTF	B29
	VSS_NCTF	A1
	VSS_NCTF	A2
	VSS_NCTF	A28
	VSS_NCTF	A29
	VSS_NCTF	AJ28
	VSS_NCTF	AH1
	VSS_NCTF	AH29
	VSS_NCTF	AJ1
	VSS_NCTF	AJ2
	VSS_NCTF	AJ29
	VSS_NCTF	B1
	VSS_NCTF	B29

ICH8-M-1-GP-U




Q13 & Q14 connect SMLINK and SMBUS in S) for SMBus 2.0 compliance

SMBUS

<p>緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</p>	
<p>Title: ICH8-M (4 of 4)</p>	
Size	Document Number
Date: Friday, December 15, 2006	Sheet 19 of 45
<p>Columbia/Tangiz</p>	
Rev	SA

TEMP.	Digital Output Data Bits			
	Sign	MSB	LSB	EXT
+127.875	0	111	1111	111
+126.375	0	111	1110	011
+25.5	0	001	1001	100
+1.75	0	000	0001	110
+0.5	0	000	0000	100
+0.125	0	000	0000	001
-0.125	1	111	1111	111
-1.125	1	111	1110	111
-25.5	1	110	0110	100
-55.25	1	100	1000	110
-65.000	1	011	1111	000



SB
Setting T8 as 90 Degree

DXP1:108 Degree (CPU)
DXP2:H/W Setting 100(System)
DXP3:105 Degree (SYSTEM)


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Thermal/Fan Controller**





Size: Document Number: **Columbia/Tangiz** Rev: SA






Date: Friday, December 15, 2006 Sheet 20 of 45

SATA HD Connector




ODD Connector








BLUETOOTH MODULE



EC21 put near BLUE1 / all USB put one choke near connector by EMI request




MDC 1.5 CONN




UMA

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

File			Rev
USB / MDC / BLUETOOTH			SA
Size	Document Number	Columbia/Tangiz	
Date: Friday, December 15, 2006	Sheet 22	of 45	



Place PLLVDD/AVDDL
CKT as close to chip as
possible



R79 change to Bead
for Transmitter Distortion



UMA

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title	BCM5787MKMLG	
Size	Document Number	Rev
A3	Columbia/Tangiz	SA
Date: Friday, December 15, 2006	Sheet 23	of 45

LAN Connector

LAN Connector

Voltage Rail	4401E	5789	5787
VDDIO_PCI	3D3V_LAN_S5	3D3V_S0	Don't Care
VDDC	1D8V_LAN_S5	1D2V_LAN_S5	
VDDIO	3D3V_LAN_S5	3D3V_LAN_S5	
VESD	3D3V_LAN_S5	3D3V_S0	Don't Care
VDDP	Don't Care	2D5V_S5	
3D3V_2D5V_S5	3D3V_S5	2D5V_S5	
1D8V_1D2V_S5	1D8V_LAN_S5	1D2V_S5	



LAN Link: Green(A3), behavior is the same for 10/100/1000 bits


LAN Data: Yellow(B2), when LAN is transferring data.

- 1.route on bottom as differential pairs.
- 2.Tx+/Tx- are pairs. Rx+/Rx- are pairs.
- 3.No vias, No 90 degree bends.
- 4.pairs must be equal lengths.
- 5.6mil trace width, 12mil separation.
- 6.36mil between pairs and any other trace.
- 7.Must not cross ground moat, except RJ-45 moat.

RJ11 signal must leave the other signal or power plane 100mil.

DOC_TIP, DOC_RING, TIP, RING:
W/S : 10/100 @ Surface layers
10/20 @ Inner layers

10/100 LAN Transformer	RJ45 PIN
TD+ --> TX+	RJ45-1
TD- --> TX-	RJ45-2
RD+ --> RX+	RJ45-3
RD- --> RX-	RJ45-6



UMA


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: LAN Connector

Size A3 Document Number Columbia/Tangiz Rev SA


Date: Friday, December 15, 2006 Sheet 24 of 45

C782 should close Pin-P15 and Pin-R17.



* All 1394 signals must be routed on top side only
 * Differential pairs of each ports should have equal trace length
 * Stubs must be keep as short as possible

Bypass/Decoupling Capacitors
 Should be places as close to
 PCI7412 as possible



SD_D[3..0] <<< SD_D[3..0] 27
 CBB_D[15..0] <<< CBB_D[15..0] 26,27
 CBB_A[25..0] <<< CBB_A[25..0] 26,27


UMA

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **TI PCI7412 (1 of 2)**

Size: Document Number: Columbia/Tangiz SA

Date: Friday, December 15, 2006 Sheet 25 of 45



TI PCI7412

IDSEL: AD22
INTA-->: INT_PIRQ#
INTB-->: INT_PIRQ#
INTC-->: INT_PIRQ#
INTD-->: INT_PIRQ#
GNT: PCI_GNT#0
REQ: PCI_REQ#0

INTA# CARBUS 1 (INT_PIRQ#)
 INTB# 1394 (INT_PIRQ#)
 INTC# Flash Media (INT_PIRQ#)
 INTD# SD Host (INT_PIRQ#) share
 MFUNC4: use bit 19-16 Register define.

UMA

緯創資通 Wistron Corporation
 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **TI PCI7412 (2 of 2)**

Size: Document Number: _____ Rev: _____


Date: Friday, December 15, 2006 Sheet 26 of 45

Columbia/Tangiz SA

PCMCIA Socket






Cardbus I/F



Place close to pin 19.
C670 DUMMY-C2

Clock AC termination
33MHz clock for 32-bit
Cardbus card I/F

1394 Connector



XD
MS / MS PRO
SD / SD IO / MMC

Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: PCMCIA / 1394 / CARD READER

Size: Document Number
Date: Friday, December 15, 2006

Rev: SA
Sheet: 27 of 46

NV SMBus
A(pin143&145) : VGA(CRT) / DOCK
B(pin218&220) : DVI
C(pin208&210) : HDMI / TPI / LVDS

Put near graphic connector



14 LCD_TXBOUT0+
14 LCD_TXBOUT0-
14 LCD_TXBOUT1+
14 LCD_TXBOUT1-
14 LCD_TXBOUT2+
14 LCD_TXBOUT2-
14 LCD_TXBCLK+
14 LCD_TXBCLK-
15 NV_BLUE
15 NV_GREEN
15 NV_RED
15 NV_TV_COMP
15 NV_TV_LUMA
15 NV_TV_CRMA
14 NV_EDID_DAT
14 NV_EDID_CLK
14 NV_LCDVDD_ON
32 NV_BLDN
44 NV_DVI_DAT
44 NV_DVI_CLK
LCD_TXACLK- 14
LCD_TXACLK+ 14
LCD_TXAOUT2- 14
LCD_TXAOUT2+ 14
LCD_TXAOUT1- 14
LCD_TXAOUT1+ 14
LCD_TXAOUT0- 14
LCD_TXAOUT0+ 14
>>>NV_EDID_DAT 14
>>>NV_EDID_CLK 14
>>>NV_LCDVDD_ON 14
>>>NV_BLDN 32
>>>NV_DVI_DAT 44
>>>NV_DVI_CLK 44

EMI REQUEST
TMDS_A_TX0+ 1 4
TMDS_A_TX0- 1 2
SRN33J-5-GP-U 1 3
TMDS_A_TX1+ 1 1
TMDS_A_TX1- 1 2
SRN33J-5-GP-U 1 3
TMDS_A_TX2+ 1 1
TMDS_A_TX2- 1 2
SRN33J-5-GP-U 1 3
TMDS_A_TXC+ 1 1
TMDS_A_TXC- 1 2
SRN33J-5-GP-U 1 3
ERN4
ERN3
ERN2
ERN1
ERN77~ERN80要靠近MXM1

TPAD30 TP98
TPAD30 TP100
TPAD30 TP108
TPAD30 TP146
TPAD30 TP44
TPAD30 TP111
TPAD30 TP10
TPAD30 TP99
SPDIF HDMI
GPU_BUFRST#
MP_INT
GPU_PRGM#
IGP_UTX2#
IGP_UTX2
TMDS_GPIO6_SW
TPAD30 TP43
TP47 TPAD30
TP46 TPAD30
TP106 TPAD30
TP115 TPAD30
TP114 TPAD30
TP105 TPAD30
TP104 TPAD30
TP111 TPAD30
TP110 TPAD30
TP102 TPAD30
TP113 TPAD30
TMDS_B_TX0+
TMDS_B_TX0-
TMDS_B_TX1+
TMDS_B_TX1-
TMDS_B_TX2+
TMDS_B_TX2-
TMDS_B_TXC+
TMDS_B_TXC-
G72 27MHZ
G72 27MHZSS
TP109 TPAD30
TP101 TPAD30
TP100 TPAD30

UMA


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Graphic MXM CONN**

Size: A3 Document Number: Columbia/Tangiz Rev: SA





Date: Friday, December 15, 2006 Sheet: 28 of 45

Mini Card Connector





NEWCARD Connector

Reserve the symbol for bottom side connector



Place near MINIC1







UMA

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **MINI CARD / NEW CARD**

Size: Document Number Rev SA

Date: Friday, December 15, 2006 Sheet 29 of 45




AUDIO OP AMPLIFIER

KBC_MUTE_GPI08


R,L 1.5W Speaker
 mount R274,R281
 R269->63.36334.1DL
 R268->63.33334.1DL

R,L 1W Speaker
 mount R280,R281
 R269->63.15334.1DL
 R268->63.12334.1DL




SB:U30 trace modify


LINE IN




Internal Microphone




Internal Speaker





MIC IN








LINE OUT






H | Big KB(17")
L | Small KB (14/15")




PlanarID
(1,0)
SA: 0,0
SB: 0,1
SC: 1,0
SD: 1,1

VISHAY FIR Module




Layout Guide:
(1) FIR_3D3V : 30 mils,
(2) C583, C581 close
to U32

FIR TFDU102-3GP
56.15001.081




Cover Up Switch






Check test point

- 3D3V_AUX_S5 <--> TP139 TPAD30
- 3D3V_S5 <--> TP143 TPAD30
- 5V_S5 <--> TP142 TPAD30
- 17,32 PM_PWRBTN# <--> TP141 TPAD30
- 4,16,35 H_PWRGD <--> TP29 TPAD30
- 32,38 SS_ENABLE <--> TP140 TPAD30
- 4,6 H_CPURST# <--> TP90 TPAD30

Test Point放在Dimm Door打開可量測處





EMI Bypass cap.




UMA

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.



Title	BUTTONS / KB / TOUCHPAD	
Size	Document Number	Rev
Columbia/Tangiz		SA
Date: Friday, December 15, 2006	Sheet 33	of 45




UMA




Run Power




**CPU_CORE
MAX8770**




**MAX8717
1D8V/1D05V**



0D9V_S0




1D25V_S0




APL5915

**MAX8744
5V/3D3V**




2D5V_S0




APL5308


1D5V_S0




APL5912

Charger ISL6255




UMA		 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title: Power Block Diagram			
Size: A3	Document Number:	Rev: SA	
Date: Friday, December 15, 2006	Sheet: 36	of	45




Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title		
VCC CORE 2		
Size	Document Number	Rev
A3		SA
Date: Friday, December 15, 2006		Sheet 37 of 45



Nippon
Chemi-Con
Al Cap.
6D3V, F61
ESR=10mohm.

CYNTec 2.2uH
Idc=8A 6*6
DCR=18mOhm

U23
AO4468-GP
AOS Id=9.2A Qg=9~12nC
Rdson=17.4~22mohm

CYNTec 4.7uH
Idc=5.5A 6*6
DCR=37mOhm

Nippon
Chemi-Con
Al Cap.
6D3V, F61
ESR=10mohm.

I_{max}=6A
OCP=11A

I_{max}=6A
OCP=12A

KEMET 220uF 6.3V
ESR=25mOhm
I_{ripple}=2.4A

KEMET 220uF 6.3V
ESR=25mOhm
I_{ripple}=2.4A


FSEL	9	8744_FEL	OR2J-2-GP
BST5	151	8744_BST5	2D2R3J-2-GP
DH3	24	8744_DH3	SCD1U25V3KX-GP
LX3	24	8744_DL3	
DH5	16	8744_DH5	
LX5	17	8744_LX5	
DL5	18	8744_DL5	
CSH5	12	8744_CSH5	
CSL5	13	8744_CSL5	
FB5	11	8744_FB5	
ON3	5	8744_ON3	
ON5	6	8744_ON5	
SKIP	10	8744_SKIP	
SHDN	4	8744_SHDN#	
REF	7	8744_REF	
ILIM	3	8744_ILIM	
GND	8		
PGND	19		
DRVA	2		
OUTA	32		
FBA	31		
ONA	1		
PGOODA	27		
PGOODB	14		
PGOODC	33		
EXT_PAD			

FEL	Frequency select
LDO5	500K
REF	300K
GND	200K

2006/09/05 MODIFIED

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: 5V/3D3V
Size A3 Document Number: Columbia/Tangiz
Date: Friday, December 15, 2006 Sheet 38 of 45



1D05V I_{omax}=12A
OCP>19A

1D8V I_{omax}=9.5A
OCP>17A

V_{cal}. = 1.0511V

V_{cal}. = 1.8V

Panasonic 330uF
2.5V ESR=15mOhm
I_{ripple}=3.1A

Adjust the current limit threshold from R14, R15

V_{ILIM} = 0.5V~2.0V
Output Current =
ILIM / 10 / LDCR - di/2

Nippon
Chemi-Con
Al Cap.
390uF/2D5V
ESR=1.0mohm

SKIP
VCC=Force PWM
REF=Low noise
GND= Pulse Skipping

FSET
GND f = 200KHz
REF f = 300KHz
VCC f = 500KHz

Nippon
Chemi-Con
Al Cap.
390uF/2D5V
ESR=1.0mohm



UMA

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title
MAX8717 1D8V 1D05V

Size A3 Document Number
ColumbiaTangiz Rev SA


Date: Friday, December 15, 2006 Sheet 39 of 45




UMA

緯創資通 Wistron Corporation		<small>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</small>	
Title APW5912_1D5V			
Size	Document Number	Rev	SA
Date: Friday, December 15, 2006	Sheet 40 of 45	Columbia/Tangiz	


0D9V_S3
Iomax=1.2A



2D5V
Iomax=130mA




1D25V_S0
Iomax=2.0A



UMA

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wuj Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
1D25V/2D5V//1D05V/0D9V		
Size B	Document Number	Rev
	Columbia/Tangiz	SA
Date: Friday, December 15, 2006	Sheet 41	of 45



ACSET Threshold 1.27V typ.
 ACSET > 1.29V Max. --- AC
 DETECT

$I_{omax} = 9.6A$
 $Q_g = 18-nC$,
 $R_{dson} = 13.5-16.5mohm$

$I_{omax} = 9.6A$
 $Q_g = 18-nC$,
 $R_{dson} = 13.5-16.5mohm$

$I_{SOURCE_MAX} = ((ACLIM/VREF) * 0.05 + 0.05) / R_{sense}$
 Adaptor is 90W/19V : $I_LIMIT = 4.02A$ (85%)

Cell voltage	ISL6255_4D2V/#4D35V	ISL6255_4D1V/#4D35V
4.10V/cell	L	H
4.20V/cell	H	L
4.35V/cell	L	L

CELLS	Operate Mode
VDD	4S
GND	3S
Float	2S


85W/19V 4.47A AC adapter
 When AC adapter
 Current = 4.47A
 R sensor = 20m Ohm
 the ICM Voltage = $19.22 \times 4.47 \times 0.02 = 1.78$

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.


CHARGER ISL6225

Title	Document Number	Rev
Size A3	Columbia/Tangiz	SA
Date: Friday, December 15, 2006	Sheet 42 of 45	



Adaptor in to generate DCBATOUT








BATTERY CONNECTOR



UMA	
Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
AD/BATT CONN	
Size	Document Number
A3	Columbia/Tangiz
Date: Friday, December 15, 2006	Rev SA





UMA

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **EMI/Spring/Boss**

Size: Document Number: **Columbia/Tangiz** Rev: SA

Date: Friday, December 15, 2006 Sheet 45 of 45